Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

LM48821TLEVAL Datasheet(PDF) 16 Page - Texas Instruments

Part # LM48821TLEVAL
Description  Direct Coupled, Ultra Low Noise
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LM48821TLEVAL Datasheet(HTML) 16 Page - Texas Instruments

Back Button LM48821TLEVAL Datasheet HTML 12Page - Texas Instruments LM48821TLEVAL Datasheet HTML 13Page - Texas Instruments LM48821TLEVAL Datasheet HTML 14Page - Texas Instruments LM48821TLEVAL Datasheet HTML 15Page - Texas Instruments LM48821TLEVAL Datasheet HTML 16Page - Texas Instruments LM48821TLEVAL Datasheet HTML 17Page - Texas Instruments LM48821TLEVAL Datasheet HTML 18Page - Texas Instruments LM48821TLEVAL Datasheet HTML 19Page - Texas Instruments LM48821TLEVAL Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 24 page
background image
LM48821, LM48821TLEVAL
SNAS354A – JUNE 2007 – REVISED MAY 2013
www.ti.com
Table 3. Volume Control
VD4
VD3
VD2
VD1
VD0
Gain (dB)
0
0
0
0
0
–76
0
0
0
0
1
–62
0
0
0
1
0
–52
0
0
0
1
1
–44
0
0
1
0
0
–38
0
0
1
0
1
–34
0
0
1
1
0
–30
0
0
1
1
1
–27
0
1
0
0
0
–24
0
1
0
0
1
–21
0
1
0
1
0
–18
0
1
0
1
1
–16
0
1
1
0
0
–14
0
1
1
0
1
–12
0
1
1
1
0
–10
0
1
1
1
1
–8
1
0
0
0
0
–6
1
0
0
0
1
–4
1
0
0
1
0
–2
1
0
0
1
1
0
1
0
1
0
0
2
1
0
1
0
1
4
1
0
1
1
0
6
1
0
1
1
1
8
1
1
0
0
0
10
1
1
0
0
1
12
1
1
0
1
0
13
1
1
0
1
1
14
1
1
1
0
0
15
1
1
1
0
1
16
1
1
1
1
0
17
1
1
1
1
1
18
I2C COMPATIBLE INTERFACE
The LM48821 uses a serial data bus that conforms to the I2C protocol. Controlling the chip’s functions is
accomplished with two wires: serial clock (SCL) and serial data (SDA). The clock line is uni-directional. The data
line is bi-directional (open-collector). The maximum clock frequency specified by the I2C standard is 400kHz. In
this discussion, the master is the controlling microcontroller and the slave is the LM48821.
The bus format for the I2C interface is shown in Figure 57. The bus format diagram is broken up into six major
sections: The Start Signal, the I2C Address, an Acknowledge bit, the I2C data, second Acknowledge bit, and the
Stop Signal.
The start signal is generated by lowering the data signal while the clock signal is high. The start signal will alert
all devices attached to the I2C bus to check the incoming address against their own address.
The 8-bit chip address is sent next, most significant bit first. The data is latched in on the rising edge of the clock.
Each address bit must be stable while the clock level is high.
16
Submit Documentation Feedback
Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: LM48821 LM48821TLEVAL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com