|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||

2-bit I

2016-02-0002

PT0564-1

03/29/16

1

PI4IOE5V9521

Features

 Operation power supply voltage from 2.3V to 5.5V

 5V tolerant I/Os

 Active Low interrupt output

 Active Low reset input

 Polarity inversion register

 Low current consumption

 0Hz to 1MHz clock frequency

 Noise filter on SCL/SDA inputs

 Power-on reset

 ESD protection (4KV HBM and 1KV CDM)

 Package offered :UQFN 1.6x1.6-8

Pin Configuration

Description

The PI4IOE5V9521 provides 2 bits of General

Purpose parallel Input/Output (GPIO) expansion for

I

such as higher driving capability, 5V tolerance, lower

power supply, individual I/O configuration, and

smaller packaging. It provides a simple solution when

additional I/O is needed for ACPI power switches,

sensors, push buttons, LEDs, fans, etc.

The

PI4IOE5V9521

consists

of

a

2-bit

configuration register to configure the I/Os as either

inputs or outputs, and a 2-bit polarity register to change

the polarity of the input port register data. The data for

each input or output is kept in the corresponding Input

port or Output port register. All registers can be read

by the system master.

The PI4IOE5V9521 open-drain interrupt output

(INT) is activated when any input state is differed from

its corresponding Input Port register and is used to

indicate the system master that an input state has

changed.

The power-on reset sets the registers to their

default values and initializes the device state machine.

The

Reset

pin

(Reset)

causes

the

same

reset/initialization to occur without de-powering the

device.

Figure 1. UQFN 1.6 x 1.6-8