Figure 1. Operational Amplifier Protection

Figure 2. Sample and Hold Circuit

Typical Sample and Hold circuit with clipping. JPAD diodes reduce offset

voltages fed capacitively from the JFET switch gate.

FIGURE 1

FIGURE 2

2N4117A

R

2N4393

-V

+V

V

OUT

D2

D1

C

JPAD5

CONTROL

SIGNAL

e

in

+V

-15V

+15V

OP-27

D1

D2

D3

D4

+

-

JPAD20

1

2

3

SOT-23

DIMENSIONS IN

MILLIMETERS

0.89

1.03

1.78

2.05

1.20

1.40

2.10

2.64

0.37

0.51

2.80

3.04

0.89

1.12

0.013

0.100

0.085

0.180

0.55

12

LS XXX

YYWW

0.170

0.195

0.500

0.610

0.016

0.022

0.095

0.105

0.175

0.195

0.130

0.155

0.045

0.060

0.014

0.020

TO-92

DIMENSIONS

IN INCHES.

TO-72

Three Lead

0.230

0.209

DIA.

DIA.

0.195

0.175

0.030

MAX.

0.500 MIN.

0.150

0.115

0.019

0.016

DIA.

3 LEADS

1

2

0.046

0.036

45°

0.048

0.028

0.100

0.050

3

1.

Absolute maximum ratings are limiting values above which serviceability may be impaired.

2.

are available upon request.

Information furnished by Linear Integrated Systems is believed to be accurate and reliable. However, no responsibility is assumed for its

use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implicatio

otherwise under any patent or patent rights of Linear Integrated Systems.

n or