Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ST16C2450IP40 Datasheet(PDF) 3 Page - Exar Corporation

Part # ST16C2450IP40
Description  2.97V TO 5.5V DUART
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

ST16C2450IP40 Datasheet(HTML) 3 Page - Exar Corporation

  ST16C2450IP40 Datasheet HTML 1Page - Exar Corporation ST16C2450IP40 Datasheet HTML 2Page - Exar Corporation ST16C2450IP40 Datasheet HTML 3Page - Exar Corporation ST16C2450IP40 Datasheet HTML 4Page - Exar Corporation ST16C2450IP40 Datasheet HTML 5Page - Exar Corporation ST16C2450IP40 Datasheet HTML 6Page - Exar Corporation ST16C2450IP40 Datasheet HTML 7Page - Exar Corporation ST16C2450IP40 Datasheet HTML 8Page - Exar Corporation ST16C2450IP40 Datasheet HTML 9Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 29 page
background image
áç
áç
áç
áç
ST16C2450
REV. 4.0.0
2.97V TO 5.5V DUART
3
PIN DESCRIPTIONS
ORDERING INFORMATION
PART NUMBER
PACKAGE
OPERATING
TEMPERATURE
RANGE
DEVICE STATUS
ST16C2450CP40
40-Lead PDIP
0°C to +70°C
Active. See the ST16C2450CQ48 for new designs.
ST16C2450CJ44
44-Lead PLCC
0°C to +70°C
Active
ST16C2450CQ48
48-Lead TQFP
0°C to +70°C
Active
ST16C2450IP40
40-Lead PDIP
-40°C to +85°C
Active. See the ST16C2450IQ48 for new designs.
ST16C2450IJ44
44-Lead PLCC
-40°C to +85°C
Active
ST16C2450IQ48
48-Lead TQFP
-40°C to +85°C
Active
Pin Description
NAME
44-PLCC
PIN #
48-TQFP
PIN #
TYPE
DESCRIPTION
DATA BUS INTERFACE
A2
A1
A0
29
30
31
26
27
28
I
Address data lines [2:0]. These 3 address lines select one of the inter-
nal registers in UART channel A/B during a data bus transaction.
D7
D6
D5
D4
D3
D2
D1
D0
9
8
7
6
5
4
3
2
3
2
1
48
47
46
45
44
IO
Data bus lines [7:0] (bidirectional).
IOR#
24
19
I
Input/Output Read Strobe (active low). The falling edge instigates an
internal read cycle and retrieves the data byte from an internal register
pointed to by the address lines [A2:A0]. The data byte is placed on the
data bus to allow the host processor to read it on the rising edge.
IOW#
20
15
I
Input/Output Write Strobe (active low). The falling edge instigates an
internal write cycle and the rising edge transfers the data byte on the
data bus to an internal register pointed by the address lines.
CSA#
16
10
I
UART channel A select (active low) to enable UART channel A in the
device for data bus operation.
CSB#
17
11
I
UART channel B select (active low) to enable UART channel B in the
device for data bus operation.
INTA
33
30
O
UART channel A Interrupt output. The output state is defined by the
user and through the software setting of MCR[3]. INTA is set to the
active mode and OP2A# output to a logic 0 when MCR[3] is set to a
logic 1. INTA is set to the three state mode and OP2A# to a logic 1
when MCR[3] is set to a logic 0 (default).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com