Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMS570LS0914 Datasheet(PDF) 47 Page - Texas Instruments

Click here to check the latest version.
Part # TMS570LS0914
Description  16- and 32-Bit RISC Flash Microcontroller
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS570LS0914 Datasheet(HTML) 47 Page - Texas Instruments

Back Button TMS570LS0914 Datasheet HTML 43Page - Texas Instruments TMS570LS0914 Datasheet HTML 44Page - Texas Instruments TMS570LS0914 Datasheet HTML 45Page - Texas Instruments TMS570LS0914 Datasheet HTML 46Page - Texas Instruments TMS570LS0914 Datasheet HTML 47Page - Texas Instruments TMS570LS0914 Datasheet HTML 48Page - Texas Instruments TMS570LS0914 Datasheet HTML 49Page - Texas Instruments TMS570LS0914 Datasheet HTML 50Page - Texas Instruments TMS570LS0914 Datasheet HTML 51Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 159 page
background image
TMS570LS0914
www.ti.com
SPNS225C – JUNE 2013 – REVISED SEPTEMBER 2015
6.4
Warm Reset (nRST)
This is a bidirectional reset signal. The internal circuitry drives the signal low on detecting any device reset
condition. An external circuit can assert a device reset by forcing the signal low. On this terminal, the
output buffer is implemented as an open drain (drives low only). To ensure an external reset is not
arbitrarily generated, TI recommends that an external pullup resistor is connected to this terminal.
This terminal has a glitch filter. It also has an internal pullup
6.4.1
Causes of Warm Reset
Table 6-5. Causes of Warm Reset
DEVICE EVENT
SYSTEM STATUS FLAG
Power-Up Reset
Exception Status Register, bit 15
Oscillator fail
Global Status Register, bit 0
PLL slip
Global Status Register, bits 8 and 9
Watchdog exception / Debugger reset
Exception Status Register, bit 13
CPU Reset (driven by the CPU STC)
Exception Status Register, bit 5
Software Reset
Exception Status Register, bit 4
External Reset
Exception Status Register, bit 3
6.4.2
nRST Timing Requirements
Table 6-6. nRST Timing Requirements(1)
PARAMETER
MIN
MAX
UNIT
tv(RST)
Valid time, nRST active after nPORRST inactive
2256tc(OSC)
ns
Valid time, nRST active (all other System reset
32tc(VCLK)
conditions)
tf(nRST)
Filter time nRST pin;
475
2000
ns
pulses less than MIN will be filtered out, pulses greater
than MAX will generate a reset
(1)
Specified values do NOT include rise/fall times. For rise and fall timings, see Table 7-2.
Copyright © 2013–2015, Texas Instruments Incorporated
System Information and Electrical Specifications
47
Submit Documentation Feedback
Product Folder Links: TMS570LS0914



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com