Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCA9540BDP Datasheet(PDF) 10 Page - NXP Semiconductors

Part # PCA9540BDP
Description  2-channel I2C multiplexer
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCA9540BDP Datasheet(HTML) 10 Page - NXP Semiconductors

Back Button PCA9540BDP Datasheet HTML 6Page - NXP Semiconductors PCA9540BDP Datasheet HTML 7Page - NXP Semiconductors PCA9540BDP Datasheet HTML 8Page - NXP Semiconductors PCA9540BDP Datasheet HTML 9Page - NXP Semiconductors PCA9540BDP Datasheet HTML 10Page - NXP Semiconductors PCA9540BDP Datasheet HTML 11Page - NXP Semiconductors PCA9540BDP Datasheet HTML 12Page - NXP Semiconductors PCA9540BDP Datasheet HTML 13Page - NXP Semiconductors PCA9540BDP Datasheet HTML 14Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 10 / 14 page
background image
Philips Semiconductors
Product data sheet
PCA9540B
2-channel I2C multiplexer
2004 Sep 29
10
AC CHARACTERISTICS
SYMBOL
PARAMETER
STANDARD-MODE
I2C-BUS
FAST-MODE
I2C-BUS
UNIT
MIN
MAX
MIN
MAX
tpd
Propagation delay from SDA to SDn or SCL to SCn
—
0.31
—
0.31
ns
fSCL
SCL clock frequency
0
100
0
400
kHz
tBUF
Bus free time between a STOP and START condition
4.7
—
1.3
—
µs
tHD;STA
Hold time (repeated) START condition
After this period, the first clock pulse is generated
4.0
—
0.6
—
µs
tLOW
LOW period of the SCL clock
4.7
—
1.3
—
µs
tHIGH
HIGH period of the SCL clock
4.0
—
0.6
—
µs
tSU;STA
Set-up time for a repeated START condition
4.7
—
0.6
—
µs
tSU;STO
Set-up time for STOP condition
4.0
—
0.6
—
µs
tHD;DAT
Data hold time
02
3.45
02
0.9
µs
tSU;DAT
Data set-up time
250
—
100
—
ns
tR
Rise time of both SDA and SCL signals
—
1000
20 + 0.1Cb3
300
ns
tF
Fall time of both SDA and SCL signals
—
300
20 + 0.1Cb3
300
µs
Cb
Capacitive load for each bus line
—
400
—
400
µs
tSP
Pulse width of spikes which must be suppressed
by the input filter
—
50
—
50
ns
tVD:DATL
Data valid (HL)4
—
1
—
1
µs
tVD:DATH
Data valid (LH)4
—
0.6
—
0.6
µs
tVD:ACK
Data valid Acknowledge
—
1
—
1
µs
NOTES:
1. Pass gate propagation delay is calculated from the 20
Ω typical RON and and the 15 pF load capacitance.
2. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) in order to bridge
the undefined region of the falling edge of SCL.
3. Cb = total capacitance of one bus line in pF.
4. Measurements taken with 1 k
Ω pull-up resistor and 50 pF load.
tSP
tBUF
tHD;STA
P
P
S
tLOW
tR
tHD;DAT
tF
tHIGH
tSU;DAT
tSU;STA
Sr
tHD;STA
tSU;STO
SDA
SCL
SU00645
Figure 13. Definition of timing on the I2C-bus



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com