 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SC16C554DIB64 Datasheet(PDF) 37 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
SC16C554DIB64 Datasheet(HTML) 37 Page - NXP Semiconductors |
|
|
37 / 55 page  Philips Semiconductors SC16C554/554D Quad UART with 16-byte FIFO and infrared (IrDA) encoder/decoder Product data Rev. 05 — 10 May 2004 37 of 55 9397 750 13132 © Koninklijke Philips Electronics N.V. 2004. All rights reserved. 10. Dynamic characteristics Table 27: AC electrical characteristics Tamb = −40 °C to +85 °C; VCC = 2.5 V, 3.3 V or 5.0 V ± 10%, unless otherwise specified. Symbol Parameter Conditions 2.5 V 3.3 V 5.0 V Unit Min Max Min Max Min Max t1w, t2w clock pulse duration 10 - 6 - 6 - ns t3w oscillator/clock frequency [1] - 48 - 80 80 MHz t6s address set-up time 0 - 0 - 0 - ns t6h address hold time 0 - 0 - 0 - ns t7d IOR delay from chip select 10 - 10 - 10 - ns t7w IOR strobe width 25 pF load 77 - 26 - 23 - ns t7h chip select hold time from IOR 0 - 0 - 0 - ns t9d read cycle delay 25 pF load 20 - 20 - 20 - ns t12d delay from IOR to data 25 pF load - 77 - 26 - 23 ns t12h data disable time 25 pF load - 15 - 15 - 15 ns t13d IOW delay from chip select 10 - 10 - 10 - ns t13w IOW strobe width [2] 20 - 20 - 15 - ns t13h chip select hold time from IOW 0 -0 -0 -ns t15d write cycle delay [3] 25 - 25 - 20 - ns t16s data set-up time 20 - 20 - 15 - ns t16h data hold time 15 - 5 - 5 - ns t17d delay from IOW to output 25 pF load - 100 - 33 - 29 ns t18d delay to set interrupt from Modem input 25 pF load - 100 - 24 - 23 ns t19d delay to reset interrupt from IOR 25 pF load - 100 - 24 - 23 ns t20d delay from stop to set interrupt - 1 - 1 - 1 Rclk t21d delay from IOR to reset interrupt 25 pF load - 100 - 29 - 28 ns t22d delay from start to set interrupt - 100 - 45 - 40 ns t23d delay from IOW to transmit start 8 24 8 24 8 24 Rclk t24d delay from IOW to reset interrupt - 100 - 45 - 40 ns t25d delay from stop to set RXRDY - 1- 1- 1Rclk t26d delay from IOR to reset RXRDY - 100 - 45 - 40 ns t27d delay from IOW to set TXRDY - 100 - 45 - 40 ns t28d delay from start to reset TXRDY - 8- 8- 8Rclk t30s address set-up time 10 - 10 - 10 - ns t30w chip select strobe width 25 pF load [1] 90 - 26 - 23 - ns t30h address hold time 15 - 15 - 15 - ns t30d read cycle delay 25 pF load 20 - 20 - 20 - ns t31d delay from CS to data 25 pF load - 90 - 26 - 23 ns t31h data disable time 25 pF load - 15 - 15 - 15 ns t32s write strobe set-up time 10 - 10 - 10 - ns t32h write strobe hold time 10 - 10 - 10 - ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
