EP7312 datasheet(13/54 Pages) CIRRUS

13 / 54 page

DS506PP1

©Copyright Cirrus Logic, Inc. 2003

EP7311

High-Performance, Low-Power System on Chip

SDRAM Interface

Figure 3 through Figure 6 define the timings associated with all phases of the SDRAM. The following table contains the

values for the timings ofeach ofthe SDRAM modes.

Parameter

Symbol

Min

Typ

Max

Unit

SDCLK rising edge to SDCS assert delay time

tCSa

SDCLK rising edge to SDCS deassert delay time

tCSd

− 32

SDCLK rising edge to SDRAS assert delay time

tRAa

SDCLK rising edge to SDRAS deassert delay time

tRAd

− 31

SDCLK rising edge to SDRAS invalid delay time

tRAnv

SDCLK rising edge to SDCAS assert delay time

tCAa

− 22

SDCLK rising edge to SDCAS deassert delay time

tCAd

− 50

SDCLK rising edge to ADDR transition time

tADv

− 31

SDCLK rising edge to ADDR invalid delay time

tADx

− 22

SDCLK rising edge to SDMWE assert delay time

tMWa

− 21

SDCLK rising edge to SDMWE deassert delay time

tMWd

− 40

DATA transition to SDCLK rising edge time

tDAs

SDCLK rising edge to DATA transition hold time

tDAh

SDCLK rising edge to DATA transition delay time

tDAd

EP7312 Datasheet(PDF) 13 Page - Cirrus Logic

EP7312 Datasheet(HTML) 13 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Datasheet Download

Link URL