 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MCP79401 Datasheet(PDF) 5 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP79401 Datasheet(HTML) 5 Page - Microchip Technology |
|
|
5 / 62 page  2011-2016 Microchip Technology Inc. DS20005009F-page 5 MCP79400/MCP79401/MCP79402 TABLE 1-1: AC CHARACTERISTICS AC CHARACTERISTICS Electrical Characteristics: Industrial (I): VCC = +1.8V to 5.5V TA = -40°C to +85°C Param. No. Symbol Characteristic Min. Typ. Max. Units Conditions 1FCLK Clock Frequency — — 100 kHz 1.8V ≤ VCC <2.5V — — 400 kHz 2.5V ≤ VCC ≤ 5.5V 2THIGH Clock High Time 4000 — — ns 1.8V ≤ VCC <2.5V 600 — — ns 2.5V ≤ VCC ≤ 5.5V 3TLOW Clock Low Time 4700 — — ns 1.8V ≤ VCC <2.5V 1300 — — ns 2.5V ≤ VCC ≤ 5.5V 4TR SDA and SCL Rise Time (Note 1) — — 1000 ns 1.8V ≤ VCC <2.5V — — 300 ns 2.5V ≤ VCC ≤ 5.5V 5TF SDA and SCL Fall Time (Note 1) — — 1000 ns 1.8V ≤ VCC <2.5V — — 300 ns 2.5V ≤ VCC ≤ 5.5V 6THD:STA Start Condition Hold Time 4000 — — ns 1.8V ≤ VCC <2.5V 600 — — ns 2.5V ≤ VCC ≤ 5.5V 7TSU:STA Start Condition Setup Time 4700 — — ns 1.8V ≤ VCC <2.5V 600 — — ns 2.5V ≤ VCC ≤ 5.5V 8THD:DAT Data Input Hold Time 0 — — ns Note 2 9TSU:DAT Data Input Setup Time 250 — — ns 1.8V ≤ VCC <2.5V 100 — — ns 2.5V ≤ VCC ≤ 5.5V 10 TSU:STO Stop Condition Setup Time 4000 — — ns 1.8V ≤ VCC <2.5V 600 — — ns 2.5V ≤ VCC ≤ 5.5V 11 TAA Output Valid from Clock — — 3500 ns 1.8V ≤ VCC <2.5V — — 900 ns 2.5V ≤ VCC ≤ 5.5V 12 TBUF Bus Free Time: Bus time must be free before a new transmission can start 4700 — — ns 1.8V ≤ VCC <2.5V 1300 — — ns 2.5V ≤ VCC ≤ 5.5V 13 TSP Input Filter Spike Suppression (SDA and SCL pins) — — 50 ns Note 1 14 TWC Write Cycle Time (byte or page) —— 5 ms 15 TFVCC VCC Fall Time 300 — — µs Note 1 16 TRVCC VCC Rise Time 0 — — µs Note 1 17 FOSC Oscillator Frequency — 32.768 — kHz 18 TOSF Oscillator Timeout Period 1 — — ms Note 1 19 Endurance 1M — — cycles Page Mode, 25°C,VCC =5.5V (Note 3) Note 1: Not 100% tested. 2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions. 3: This parameter is not tested but ensured by characterization. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
