Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LAN9250 Datasheet(PDF) 200 Page - Microchip Technology

Part # LAN9250
Description  Integrated Ethernet PHY with HP Auto-MDIX
PDF  421 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9250 Datasheet(HTML) 200 Page - Microchip Technology

Back Button LAN9250 Datasheet HTML 196Page - Microchip Technology LAN9250 Datasheet HTML 197Page - Microchip Technology LAN9250 Datasheet HTML 198Page - Microchip Technology LAN9250 Datasheet HTML 199Page - Microchip Technology LAN9250 Datasheet HTML 200Page - Microchip Technology LAN9250 Datasheet HTML 201Page - Microchip Technology LAN9250 Datasheet HTML 202Page - Microchip Technology LAN9250 Datasheet HTML 203Page - Microchip Technology LAN9250 Datasheet HTML 204Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 200 / 421 page
background image
LAN9250
DS00001913A-page 200
 2015 Microchip Technology Inc.
11.15.6
HOST MAC MII ACCESS REGISTER (HMAC_MII_ACC)
This read/write register is used in conjunction with the Host MAC MII Data Register (HMAC_MII_DATA) to access the
internal PHY registers. Refer to Section 12.2.18, "PHY Registers" for a list of accessible PHY registers and PHY address
information.
Offset:
06h
Size:
32 bits
Bits
Description
Type
Default
31:16
RESERVED
RO
-
15:11
PHY Address (PHY_ADDR)
This field must be loaded with the PHY address that the MII access is
intended for. Refer to Section 12.1.1, "PHY Addressing," on page 210 for
additional information on PHY addressing.
R/W
00000b
10:6
MII Register Index (MIIRINDA)
These bits select the desired MII register in the PHY.
R/W
00000b
5:2
RESERVED
RO
-
1
MII Write (MIIWnR)
Setting this bit tells the PHY that this will be a write operation using the Host
MAC MII Data Register (HMAC_MII_DATA). If this bit is cleared, a read oper-
ation will occur, packing the data in the Host MAC MII Data Register
(HMAC_MII_DATA).
R/W
0b
0
MII Busy (MIIBZY)
This bit must be polled to determine when the MII register access is com-
plete. This bit must read a logical 0 before writing to this register or the Host
MAC MII Data Register (HMAC_MII_DATA).
The LAN driver software must set this bit in order for the device to read or
write any of the MII PHY registers.
During a MII register access, this bit will be set, signifying a read or write
access is in progress. The MII data register must be kept valid until the Host
MAC clears this bit during a PHY write operation. The MII data register is
invalid until the Host MAC has cleared this bit during a PHY read operation.
RO
SC
0b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com