Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ICS843004 Datasheet(PDF) 9 Page - Integrated Circuit Systems

Part # ICS843004
Description  FEMTOCLOCKS??LVCMOS/CRYSTAL-TO- 3.3V LVPECL FREQUENCY SYNTHESIZER
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ICST [Integrated Circuit Systems]
Direct Link  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS843004 Datasheet(HTML) 9 Page - Integrated Circuit Systems

Back Button ICS843004 Datasheet HTML 5Page - Integrated Circuit Systems ICS843004 Datasheet HTML 6Page - Integrated Circuit Systems ICS843004 Datasheet HTML 7Page - Integrated Circuit Systems ICS843004 Datasheet HTML 8Page - Integrated Circuit Systems ICS843004 Datasheet HTML 9Page - Integrated Circuit Systems ICS843004 Datasheet HTML 10Page - Integrated Circuit Systems ICS843004 Datasheet HTML 11Page - Integrated Circuit Systems ICS843004 Datasheet HTML 12Page - Integrated Circuit Systems ICS843004 Datasheet HTML 13Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
843004AG
www.icst.com/products/hiperclocks.html
REV. A NOVEMBER 18, 2004
9
Integrated
Circuit
Systems, Inc.
ICS843004
FEMTOCLOCKS™LVCMOS/CRYSTAL-TO-
3.3V LVPECL FREQUENCY SYNTHESIZER
APPLICATION INFORMATION
As in any high speed analog circuitry, the power supply pins
are vulnerable to random noise. The ICS843004 provides sepa-
rate power supplies to isolate any high switching
noise from the outputs to the internal PLL. V
CC, VCCA, and VCCO
should be individually connected to the power supply
plane through vias, and bypass capacitors should be
used for each pin. To achieve optimum jitter performance,
power supply isolation is required.
Figure 1 illustrates how
a 10
Ω resistor along with a 10µF and a .01µF bypass
capacitor should be connected to each V
CCA.
POWER SUPPLY FILTERING TECHNIQUES
FIGURE 1. POWER SUPPLY FILTERING
10
Ω
V
CCA
10
µF
.01
µF
3.3V
.01
µF
V
CC
TERMINATION FOR 3.3V LVPECL OUTPUT
V
CC - 2V
50
Ω
50
Ω
RTT
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
RTT =
Z
o
1
((V
OH + VOL) / (VCC – 2)) – 2
3.3V
125
Ω
125
Ω
84
Ω
84
Ω
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
The clock layout topology shown below is a typical termi-
nation for LVPECL outputs. The two different layouts men-
tioned are recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that
generate ECL/LVPECL compatible outputs. Therefore, ter-
minating resistors (DC current path to ground) or current
sources must be used for functionality. These outputs are
FIGURE 2B. LVPECL OUTPUT TERMINATION
FIGURE 2A. LVPECL OUTPUT TERMINATION
designed to drive 50
Ω transmission lines. Matched imped-
ance techniques should be used to maximize operating
frequency and minimize signal distor tion.
Figures 2A and
2B show two different layouts which are recommended
only as guidelines. Other suitable clock layouts may exist
and it would be recommended that the board designers
simulate to guarantee compatibility across all printed cir-
cuit and clock component process variations.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com