Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

FT221XS-R Datasheet(PDF) 17 Page - Future Technology Devices International Ltd.

Part # FT221XS-R
Description  Future Technology Devices International Ltd.
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FTDI [Future Technology Devices International Ltd.]
Direct Link  http://www.ftdichip.com
Logo FTDI - Future Technology Devices International Ltd.

FT221XS-R Datasheet(HTML) 17 Page - Future Technology Devices International Ltd.

Back Button FT221XS-R Datasheet HTML 13Page - Future Technology Devices International Ltd. FT221XS-R Datasheet HTML 14Page - Future Technology Devices International Ltd. FT221XS-R Datasheet HTML 15Page - Future Technology Devices International Ltd. FT221XS-R Datasheet HTML 16Page - Future Technology Devices International Ltd. FT221XS-R Datasheet HTML 17Page - Future Technology Devices International Ltd. FT221XS-R Datasheet HTML 18Page - Future Technology Devices International Ltd. FT221XS-R Datasheet HTML 19Page - Future Technology Devices International Ltd. FT221XS-R Datasheet HTML 20Page - Future Technology Devices International Ltd. FT221XS-R Datasheet HTML 21Page - Future Technology Devices International Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 45 page
background image
Copyright © 2013 Future Technology Devices International Limited
17
FT221X USB 8-BIT SPI/FT1248 IC Datasheet
Version 1.3
Document No.: FT_000630 Clearance No.: FTDI# 263
When CPOL is 1, the idle state of the clock is high. When CPOL is 0, the idle state of the clock is low. It
should be noted that clock phase and polarity need to be identical for the master and attached slave
device.
5.4.1 CPHA = 1
When CPHA is set to ‘1’, the first edge after CS# goes low will be used to shift (or drive) the first data bit
onto MIOSIO. Every odd numbered edge after this will shift out the next data bit. Incoming data will be
sampled on the second or trailing SCLK edge and every even edge thereafter.
Figure 5.3 shows this for both CPOL = 0 and CPOL = 1.
Figure 5.3: FT1248 Clock Format CPHA = 1
Note: The CPOL value may be selected in the MTP memory. This may be done with FT_PROG.
Note: Further information on this interface can be found in AN_167_FT1248 Parallel Serial Interface
Basics from the FTDI website www.ftdichip.com.
SCK (CPOL = 0)
SCK (CPOL = 1)
start
end
SS_n
SCK Edge No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
CPHA = 1
MISO
MOSI
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
Sample
Transfer
end of idle
start of
next idle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com