 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PC8477B Datasheet(PDF) 15 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC8477B Datasheet(HTML) 15 Page - National Semiconductor (TI) |
|
|
15 / 54 page  40 Command Set Description The following is a table of the PC8477B command set Each command contains a unique first command byte called the opcode byte which will identify to the controller how many command bytes to expect If an invalid command byte is issued to the controller it will immediately go into the Result Phase and the status will be 80 (hex) which signifies Invalid Command 41 COMMAND SET SUMMARY CONFIGURE Command Phase 0 0 0 1 0011 0 0 0 0 0000 0 EIS FIFO POLL THRESH PRETRK Execution Phase Internal registers written No Result Phase DUMPREG Command Phase 00001110 Execution Phase Internal registers read Result Phase PTR Drive 0 PTR Drive 1 PTR Drive 2 PTR Drive 3 Step Rate Time Motor Off Time Motor On Time DMA Sectors per TrackEnd of Track LOCK 0 DC3 DC2 DC1 DC0 GAP WG 0 EIS FIFO POLL THRESH PRETRK Note Sectors per Track parameter returned if last command issued was Format End of Track parameter returned if last command issued was Read or Write FORMAT TRACK Command Phase 0 MFM 0 0 1 1 0 1 X X XXXHDDR1 DR0 Bytes per Sector Sectors per Track Format Gap Data Pattern Execution Phase System transfers four ID bytes (track head sector bytessector) per sector to the floppy control- ler via DMA or Non-DMA modes The entire track is format- ted The data block in the Data Field of each sector is filled with the data pattern byte Result Phase Status Register 0 Status Register 1 Status Register 2 Undefined Undefined Undefined Undefined INVALID Command Phase Invalid Op Codes Result Phase Status Register 0 (80 hex) LOCK Command Phase LOCK 0 0 1 0 1 0 0 Execution Phase Internal register is written Result Phase 0 0 0 LOCK 0 0 0 0 MODE Command Phase 00 0 0 0 0 0 1 TMR IAF IPS 0 LOW PWR 1 ETR FWR FRD BST R255 0 0 0 0 DENSEL BFR WLD Head Settle 00 0 0 0 RG O PU Execution Phase Internal registers are written No Result Phase NSC Command Phase 00011000 Result Phase 01110011 PERPENDICULAR MODE Command Phase 0 0 0100 1 0 OW 0 DC3 DC2 DC1 DC0 GAP WG Execution Phase Internal registers are written No Result Phase 15 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
