PC87364-XXXSLASHVLA datasheet(139/180 Pages) NSC

139 / 180 page

8.0 ACCESS.bus Interface (ACB) (Continued)

137

www.national.com

8.2.3

Acknowledge (ACK) Cycle

The ACK cycle consists of two signals: the ACK clock pulse sent by the master with each byte transferred, and the ACK

signal sent by the receiving device (see Figure 24).

The master generates the ACK clock pulse on the ninth clock pulse of the byte transfer. The transmitter releases the SDA

line (permits it to go high) to allow the receiver to send the ACK signal. The receiver must pull down the SDA line during the

ACK clock pulse, signalling that it has correctly received the last data byte and is ready to receive the next byte. Figure 25

illustrates the ACK cycle.

SDA

SCL

Start

Condition

Stop

Condition

Figure 23. Start and Stop Conditions

Start

Condition

Stop

Condition

SDA

SCL

MSB

ACK

12 3 - 6

3 - 8

Acknowledge

Signal From Receiver

Byte Complete

Interrupt Within

Receiver

Clock Line Held

Low by Receiver

While Interrupt

is Serviced

Figure 24. ACCESS.bus Data Transaction

Start

Condition

SCL

12 3 - 6

Transmitter Stays Off Bus

During Acknowledge Clock

Acknowledge

Signal From Receiver

Data Output

by Transmitter

Data Output

by Receiver

Figure 25. ACCESS.bus Acknowledge Cycle

PC87364-XXX/VLA Datasheet(PDF) 139 Page - National Semiconductor (TI)

PC87364-XXX/VLA Datasheet(HTML) 139 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL