Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UM2120 Datasheet(PDF) 10 Page - STMicroelectronics

Part # UM2120
Description  EVALSTGAP1AS: demonstration board for STGAP1AS galvanically isolated single gate driver
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM2120 Datasheet(HTML) 10 Page - STMicroelectronics

Back Button UM2120 Datasheet HTML 6Page - STMicroelectronics UM2120 Datasheet HTML 7Page - STMicroelectronics UM2120 Datasheet HTML 8Page - STMicroelectronics UM2120 Datasheet HTML 9Page - STMicroelectronics UM2120 Datasheet HTML 10Page - STMicroelectronics UM2120 Datasheet HTML 11Page - STMicroelectronics UM2120 Datasheet HTML 12Page - STMicroelectronics UM2120 Datasheet HTML 13Page - STMicroelectronics UM2120 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 18 page
background image
Getting started
UM2120
10/18
DocID029823 Rev 1
3
Getting started
3.1
Using EVALSTGAP1AS in standalone mode
The STGAP1AS device can work also without SPI programming using the device default
values.
3.1.1
Check list
EVALSTGAP1AS board
Two power supplies (VDD and VH supply voltage)
Power supply for negative gate driving voltage VL is optional
PWM function generator
3.1.2
EVALSTGAP1AS board setup example
1.
VDD = 3.3 V or 5 V from external power supply (J6 connector)
2.
VH from external power supply (J2 connector)
3.
VL = GNDISO (JP5 closed)
4.
PWM input signals can be applied to J3 connector (IN-, IN+)
If you have only one PWM signal available:
–
To have gate output in phase with input command: PWM on IN+ and IN- = GND
–
To have gate output out of phase with input command: PWM on IN- and
IN+ = VDD
3.1.3
EVALSTGAP1AS board in standalone mode
1.
Connect the power supply to the EVALSTGAP1AS VDD (J6 connector) and turn it on.
The DIAG1 LED (DL2) on the EVALSTGAP1AS is turned on.
The status of the DIAG2 depends on the voltage level forced on the IN- pin.
2.
Connect the power supply to the EVALSTGAP1AS VH (J2 connector) and turn it on.
3.
Set the SD pin low for at least 105 µs to clear the fault (J3 connector).
4.
Set the SD pin to the 'High' logic level (which depends on VDD value): the DIAG1 LED
(DL2) is switched off.
5.
The device outputs will now follow the input signals coming from IN+ and IN-.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com