Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

68HC908RF Datasheet(PDF) 49 Page - Motorola, Inc

Part # 68HC908RF
Description  Microcontrollers
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

68HC908RF Datasheet(HTML) 49 Page - Motorola, Inc

Back Button 68HC908RF Datasheet HTML 45Page - Motorola, Inc 68HC908RF Datasheet HTML 46Page - Motorola, Inc 68HC908RF Datasheet HTML 47Page - Motorola, Inc 68HC908RF Datasheet HTML 48Page - Motorola, Inc 68HC908RF Datasheet HTML 49Page - Motorola, Inc 68HC908RF Datasheet HTML 50Page - Motorola, Inc 68HC908RF Datasheet HTML 51Page - Motorola, Inc 68HC908RF Datasheet HTML 52Page - Motorola, Inc 68HC908RF Datasheet HTML 53Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 188 page
background image
Computer Operating Properly Module (COP)
COP Control Register
MC68HC908RF2 — Rev. 4.0
Data Sheet
MOTOROLA
Computer Operating Properly Module (COP)
49
4.3.6 Reset Vector Fetch
A reset vector fetch occurs when the vector address appears on the data bus. A
reset vector fetch clears the COP prescaler.
4.3.7 COPD
The COPD signal reflects the state of the COP disable bit (COPD) in the
configuration register. (See Section 3. Configuration Register (CONFIG)).
4.3.8 COPRS
The COPRS signal reflects the state of the COP rate select bit (COPRS) in the
configuration register. (See Section 3. Configuration Register (CONFIG)).
4.4 COP Control Register
The COP control register is located at address $FFFF and overlaps the reset
vector. Writing any value to $FFFF clears the COP counter and starts a new
timeout period. Reading location $FFFF returns the low byte of the reset vector.
4.5 Interrupts
The COP does not generate CPU interrupt requests.
4.6 Monitor Mode
The COP is disabled in monitor mode when VTST is present on the IRQ pin or on
the RST pin.
4.7 Low-Power Modes
The WAIT and STOP instructions put the MCU in low power-consumption standby
modes.
4.7.1 Wait Mode
The COP remains active in wait mode. To prevent a COP reset during wait mode,
periodically clear the COP counter in a CPU interrupt routine.
Address: $FFFF
Bit 7
654321
Bit 0
Read:
LOW BYTE OF RESET VECTOR
Write:
CLEAR COP COUNTER
Reset:
Unaffected by reset
Figure 4-2. COP Control Register (COPCTL)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com