91C100FDREVB datasheet(36/68 Pages) SMSC

36 / 68 page

SMSC DS – LAN91C100FD REV. B

Page 36

Rev. 05/31/2000

nRXDISC PIN COUNTER - 8-bit counter increments when a packet is discarded due to the nRXDISC pin being active.

This counter will be reset to 00 when read. A count of FF will set the RX_DISC INT. The count will wrap around to 00 after

FF.

RCV DISCRD - Set to discard a packet being received. Will discard packets only in the process of being received. When

set prior to the end of receive packet, bit 4 (RXOVRN) of the interrupt status register will be set to indicate that the packet

was discarded. Otherwise, the packet will be received normally and bit 0 set (RCVINT) in the interrupt status register. RCV

DISCRD is self clearing.

ERCV THRESHOLD - Threshold for ERCV interrupt. Specified in 64 byte multiples. Whenever the number of bytes written

in memory for the presently received packet exceeds the ERCV THRESHOLD, ERCV INT bit of the INTERRUPT STATUS

BANK7

OFFSET

NAME

TYPE

SYMBOL

0 THROUGH 7

EXTERNAL REGISTERS

nCSOUT is driven low by the LAN91C100FD when a valid access to the EXTERNAL REGISTER range occurs.

HIGH

BYTE

EXTERNAL R/W REGISTER

LOW

BYTE

EXTERNAL R/W REGISTER

CYCLE

nCSOUT

LAN91C100FD DATA BUS

AEN=0

A3=0

A4-15 matches I/O BASE

BANK SELECT = 7

Driven low. Transparently latched on

nADS rising edge.

Ignored on writes.

Tri-stated on reads.

BANK SELECT = 4,5,6

High

Ignore cycle.

Otherwise

High

Normal LAN91C100FD cycle.

91C100FDREVB Datasheet(PDF) 36 Page - SMSC Corporation

91C100FDREVB Datasheet(HTML) 36 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL