TAS5755MDFDR datasheet(8/76 Pages) TI1

8 / 76 page

TAS5755M

SLOS982 – AUGUST 2017

www.ti.com

Product Folder Links: TAS5755M

Submit Documentation Feedback

(1)

IIH for the PBTL pin has a maximum limit of 200 µA due to an internal pulldown on the pin.

(2)

This does not include bond-wire or pin resistance.

(3)

Specified by design.

7.6 DC Electrical Characteristics

TA = 25°, PVDD_x = 18 V, DVDD = AVDD = 3.3 V, RL= 8 Ω, BTL AD mode, fS = 48 kHz (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

VOH

High-level output voltage

ADR/FAULT and SDA

IOH = –4 mA

DVDD = 3 V

2.4

VOL

Low-level output voltage

ADR/FAULT and SDA

IOL = 4 mA

DVDD = 3 V

0.5

IIL

Low-level input current

VI < VIL;

DVDD = AVDD = 3.6 V

μA

IIH

High-level input current

VI > VIH;

DVDD = AVDD = 3.6 V

75(1)

μA

IDD

3.3-V supply current

3.3-V supply voltage (DVDD,

AVDD)

Normal mode

Reset (RESET = low,

PDN = high)

IPVDD

Supply current

No load (PVDD_x)

Normal mode

Reset (RESET = low,

PDN = high)

rDS(on)

(2)

Drain-to-source resistance, LS

TJ = 25°C, includes metallization resistance

Ω

Drain-to-source resistance, HS

TJ = 25°C, includes metallization resistance

I/O PROTECTION

Vuvp

Undervoltage protection limit

PVDD falling

6.4

Vuvp,hyst

Undervoltage protection limit

PVDD rising

7.1

OTE(3)

Overtemperature error

150

°C

OTEHYST

(3)

Extra temperature drop

required to recover from error

°C

IOC

Overcurrent limit protection

Output to output short in BTL mode

IOCT

Overcurrent response time

150

TAS5755MDFDR Datasheet(PDF) 8 Page - Texas Instruments

TAS5755MDFDR Datasheet(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL