5

Version 1.3 | 25 Sep 2017 | 31007AEN

PixArt Imaging Inc. http://www.pixart.com

All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.

PAH8002EP-2P Product Datasheet

Low Power Optical Heart Rate Detection Chip

PixArt Imaging Inc.

Introduction

1.1

Overview

The PAH8002EP is a low power and high-performance CMOS-process optical chip, targeted as a Heart Rate Detection (HRD)

chip. It is built-in with 2 Green LEDs, 1 Infrared LED and integrated DSP It comes with two communication interfaces, which

the power saving at the host.

The Figure 1 shows the architecture block diagram of the device. Refer to the subsequent chapters for detailed information

on the functionality of the different interface blocks.

Note: Throughout this document PAH8002EP low power Optical CMOS Heart Rate Chip is referred to as the chip.

Pixel Array

Timing Generator

PGA + ADC

LED Driver

Signal Process

SRAM

FIFO Buffer

LED Channel

Clock Generator

Lo speed

RC 32Khz

Hi speed

RC 32Mhz

Power Regulator

Output

VDDD: 1.8V

VDDA: 2.8V

VBGP: 1.2V

Input

VDDM: 3.3 - 3.6V

VDDIO:1.62 – 3.6V

VDD_LED: 3.3 - 3.6V

INT

I

SPI

CH2:

Green 525nm

CH1:

Green 525nm

CH0:

IR 940nm

PAH8002EP

LED1

LED2

VDDD

Reset

LED0

VDDA28

VBGP

VDDAY

VDD_LED1

VDD_LED2

SPI_SCLK_

I2C_SCL

SPI_CSN

SPI_SDO

SPI_I2C

I/O Interfaces

SPI_SDI_

I2C_SDA

VDDM

RESET_N

INT

VSSA

VSSD

VSSLED

P

O

W

E

R

G

N

D

SERIAL INTERFACE

T

E

S

T

Figure 1. Functional Block Diagram

1.2

Terminology

Term

Description

GND

Ground

BiDir

Bi-Directional

PPG

Photoplethysmogram

Touch

Touch detection for wear on or wear off

SW reset

Software reset by register