Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

74AUP1T87 Datasheet (PDF) - Nexperia B.V. All rights reserved

74AUP1T87 Datasheet PDF - Nexperia B.V. All rights reserved
Part # 74AUP1T87
Download  74AUP1T87 Download
File Size   234.55 Kbytes
Page   13 Pages
Manufacturer  NEXPERIA [Nexperia B.V. All rights reserved]
Direct Link  https://www.nexperia.com/
Logo NEXPERIA - Nexperia B.V. All rights reserved
Description Low-power 2-input EXCLUSIVE-NOR gate with voltage-level translator

74AUP1T87 Datasheet (PDF)

Go To PDF Page Download Datasheet
74AUP1T87 Datasheet PDF - Nexperia B.V. All rights reserved

Part # 74AUP1T87
Download  74AUP1T87 Click to download

File Size   234.55 Kbytes
Page   13 Pages
Manufacturer  NEXPERIA [Nexperia B.V. All rights reserved]
Direct Link  https://www.nexperia.com/
Logo NEXPERIA - Nexperia B.V. All rights reserved
Description Low-power 2-input EXCLUSIVE-NOR gate with voltage-level translator

74AUP1T87 Datasheet (HTML) - Nexperia B.V. All rights reserved


74AUP1T87 Product details

1. General description
The 74AUP1T87 provides the single 2-input EXCLUSIVE-NOR function. This device ensures a
very low static and dynamic power consumption across the entire VCC range from 2.3 V to 3.6 V.
The 74AUP1T87 is designed for logic-level translation applications with input switching levels that
accept 1.8 V low-voltage CMOS signals, while operating from either a single 2.5 V or 3.3 V supply
voltage.
The wide supply voltage range ensures normal operation as battery voltage drops from 3.6 V to
2.3 V.
This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry
disables the output, preventing the damaging backflow current through the device when it is
powered down.
Schmitt trigger inputs make the circuit tolerant to slower input rise and fall times across the entire
VCC range.
2. Features and benefits
• Wide supply voltage range from 2.3 V to 3.6 V
• High noise immunity
• Low static power consumption; ICC = 1.5 μA (maximum)
• Latch-up performance exceeds 100 mA per JESD 78 Class II
• Inputs accept voltages up to 3.6 V
• Low noise overshoot and undershoot < 10 % of VCC
• IOFF circuitry provides partial power-down mode operation
• ESD protection:
• HBM JESD22-A114F Class 3A exceeds 5000 V
• CDM JESD22-C101E exceeds 1000 V
• Specified from -40 °C to +85 °C and -40 °C to +125 °C




Similar Part No. - 74AUP1T87

ManufacturerPart #DatasheetDescription
logo
Nexperia B.V. All right...
74AUP1T86 NEXPERIA-74AUP1T86 Datasheet
236Kb / 14P
Low-power 2-input EXCLUSIVE-OR gate with voltage-level translator
Rev. 3 - 26 January 2022
74AUP1T86GW NEXPERIA-74AUP1T86GW Datasheet
236Kb / 14P
Low-power 2-input EXCLUSIVE-OR gate with voltage-level translator
Rev. 3 - 26 January 2022
74AUP1T86GX NEXPERIA-74AUP1T86GX Datasheet
236Kb / 14P
Low-power 2-input EXCLUSIVE-OR gate with voltage-level translator
Rev. 3 - 26 January 2022
More results


Similar Description - 74AUP1T87

ManufacturerPart #DatasheetDescription
logo
Motorola, Inc
MC74HC7266A MOTOROLA-MC74HC7266A Datasheet
137Kb / 6P
Quad 2-Input Exclusive NOR Gate
logo
ON Semiconductor
MC10107 ONSEMI-MC10107 Datasheet
104Kb / 5P
Triple 2-Input Exclusive OR/Exclusive NOR Gate
1996 REV 5
MC10H107 ONSEMI-MC10H107 Datasheet
95Kb / 3P
Triple 2-Input Exclusive OR/Exclusive NOR Gate
REV 5
logo
NXP Semiconductors
74HC7266 PHILIPS-74HC7266 Datasheet
29Kb / 4P
Quad 2-input EXCLUSIVE-NOR gate
December 1990
logo
Nexperia B.V. All right...
74AUP1T00 NEXPERIA-74AUP1T00 Datasheet
202Kb / 15P
Low-power 2-input NAND gate with voltage-level translator
74AUP1T08 NEXPERIA-74AUP1T08 Datasheet
202Kb / 15P
Low-power 2-input AND gate with voltage-level translator
74AUP1T32 NEXPERIA-74AUP1T32 Datasheet
202Kb / 15P
Low-power 2-input OR-gate with voltage-level translator
74AUP1T08-Q100 NEXPERIA-74AUP1T08-Q100 Datasheet
220Kb / 13P
Low-power 2-input AND gate with voltage-level translator
Rev. 2 - 25 January 2022
74AUP1T02 NEXPERIA-74AUP1T02 Datasheet
233Kb / 13P
Low-power 2-input NOR gate with voltage-level translator
Rev. 3 - 22 February 2022
74AUP1T86 NEXPERIA-74AUP1T86 Datasheet
236Kb / 14P
Low-power 2-input EXCLUSIVE-OR gate with voltage-level translator
Rev. 3 - 26 January 2022
More results



Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com