Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Si3050 Datasheet(PDF) 13 Page - Silicon Laboratories

Part # Si3050
Description  PROGRAMMABLE VOICE DAA SOLUTIONS
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

Si3050 Datasheet(HTML) 13 Page - Silicon Laboratories

Back Button Si3050 Datasheet HTML 9Page - Silicon Laboratories Si3050 Datasheet HTML 10Page - Silicon Laboratories Si3050 Datasheet HTML 11Page - Silicon Laboratories Si3050 Datasheet HTML 12Page - Silicon Laboratories Si3050 Datasheet HTML 13Page - Silicon Laboratories Si3050 Datasheet HTML 14Page - Silicon Laboratories Si3050 Datasheet HTML 15Page - Silicon Laboratories Si3050 Datasheet HTML 16Page - Silicon Laboratories Si3050 Datasheet HTML 17Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 128 page
background image
Si3050 + Si3011/18/19
Rev. 1.5
13
Figure 5. GCI Highway Interface Timing Diagram (1x PCLK Mode)
Table 9. Switching Characteristics—GCI Highway Serial Interface
(VD = 3.0 to 3.6 V, TA = 0 to 70 °C, CL = 20 pF)
Parameter1
Symbol
Test
Conditions
Min
Typ
Max
Units
Cycle Time PCLK (Single Clocking Mode)
tp
—488
—
ns
Cycle Time PCLK (Double Clocking Mode)
tp
—244
—
ns
Valid PCLK Inputs
—
—
2.048
4.096
—
—
MHz
MHz
FSYNC Period2
tfp
—125
—
µs
PCLK Duty Cycle
tdty
40
50
60
%
PCLK Jitter Tolerance
tjitter
——
2
ns
FSYNC Jitter Tolerance
tjitter
——
±120
ns
Rise Time, PCLK
tr
——
25
ns
Fall Time, PCLK
tf
——
25
ns
Delay Time, PCLK Rise to DTX Active
td1
——
20
ns
Delay Time, PCLK Rise to DTX Transition
td2
——
20
ns
Delay Time, PCLK Rise to DTX Tri-State3
td3
——
20
ns
Setup Time, FSYNC Rise to PCLK Fall
tsu1
25
—
—
ns
Hold Time, PCLK Fall to FSYNC Fall
th1
20
—
—
ns
Setup Time, DRX Transition to PCLK Fall
tsu2
25
—
—
ns
Hold Time, PCLK Falling to DRX Transition
th2
20
—
—
ns
Notes:
1. All timing is referenced to the 50% level of the waveform. Input test levels are VIH = VO – 0.4 V, VIL = 0.4 V, rise and fall
times are referenced to the 20% and 80% levels of the waveform.
2. FSYNC must be 8 kHz under all operating conditions.
3. Specification applies to PCLK fall to DTX tri-state when that mode is selected.
tp
t
r
t
f
t
su2
t h2
t
d3
t
d2
t
d1
PCLK
FSYNC
DRX
DTX
t
fp
t
h1
t su1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com