Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ACT4529M Datasheet(PDF) 10 Page - Active-Semi, Inc

Part # ACT4529M
Description  40V/3.0A CV/CC Buck Converter Featuring QC2.0, USB Auto-Detect and USB-PD
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTIVE-SEMI [Active-Semi, Inc]
Direct Link  http://www.active-semi.com
Logo ACTIVE-SEMI - Active-Semi, Inc

ACT4529M Datasheet(HTML) 10 Page - Active-Semi, Inc

Back Button ACT4529M Datasheet HTML 6Page - Active-Semi, Inc ACT4529M Datasheet HTML 7Page - Active-Semi, Inc ACT4529M Datasheet HTML 8Page - Active-Semi, Inc ACT4529M Datasheet HTML 9Page - Active-Semi, Inc ACT4529M Datasheet HTML 10Page - Active-Semi, Inc ACT4529M Datasheet HTML 11Page - Active-Semi, Inc ACT4529M Datasheet HTML 12Page - Active-Semi, Inc ACT4529M Datasheet HTML 13Page - Active-Semi, Inc ACT4529M Datasheet HTML 14Page - Active-Semi, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 15 page
background image
ACT4529M
Rev 1, 23-Feb-17
Innovative PowerTM
- 10 -
www.active-semi.com
Copyright © 2016-2017 Active-Semi, Inc.
APPLICATIONS INFORMATION
PCB Layout Guidance
When laying out the printed circuit board, the
following checklist should be used to ensure proper
operation of the IC.
1) Arrange the power components to reduce the
AC loop size consisting of CIN, IN pin, SW pin,
the Schottky diode, and GND
2) Place input decoupling ceramic capacitor CIN as
close to VIN pin as possible. The GND side of
CIN must be placed as close as possible to to
power GND on the top layer. The traces should
be short and wide.
3) The high power loss components, e.g. the
controller, Schottky diode, and the inductor
should be placed carefully to make the thermal
spread evenly on the board.
4) Schottky anode pad and IC exposed pad
should be placed close to ground clips in CLA
applications
5) Use “Kelvin” or “4-wire” connection techniques
from the sense resistor pads directly to the CSP
and CSN pins. The CSP and CSN traces
should be in parallel to avoid interference.
6) Place multiple vias between top and bottom
GND planes for best heat dissipation and noise
immunity.
7) Use short traces connecting HSB-CHSB-SW
loop.
8) SW node is noisy, switching from VIN to GND.
Its size should be minimized and it should be
isolated away from the rest of circuit for good
EMI and low noise operation.
Example PCB Layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com