Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD6636PCB Datasheet(PDF) 56 Page - Analog Devices

Part # AD6636PCB
Description  150 MSPS Wideband Digital Down-Converter (DDC)
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6636PCB Datasheet(HTML) 56 Page - Analog Devices

Back Button AD6636PCB Datasheet HTML 52Page - Analog Devices AD6636PCB Datasheet HTML 53Page - Analog Devices AD6636PCB Datasheet HTML 54Page - Analog Devices AD6636PCB Datasheet HTML 55Page - Analog Devices AD6636PCB Datasheet HTML 56Page - Analog Devices AD6636PCB Datasheet HTML 57Page - Analog Devices AD6636PCB Datasheet HTML 58Page - Analog Devices AD6636PCB Datasheet HTML 59Page - Analog Devices AD6636PCB Datasheet HTML 60Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 72 page
background image
AD6636
Rev. 0 | Page 56 of 72
8-Bit Hex
Address
Byte 3
Byte 2
Byte 1
Byte 0
8-Bit Hex
Address
0x97
Open<15:13>, CRCF Control Register<12:0>
Open <7:6>, CRCF
Coefficient Offset<5:0>
Open<7>, CRCF Taps
<6:0>
0x94
0x9B
Open<15:0>
Open <7:6>, CRCF
Final Address<5:0>
Open <7:6>, CRCF Start
Address<5:0>
0x98
0x9F
Open<7:0>
Open<23:20>, CRCF Coefficient Memory <19:0>
0x9C
0xA3
Open<15:11>, AGC Control Register<10:0>
AGC Hold-Off Register<15:0>
0xA0
0xA7
Open<15:12>, AGC Update Decimation<11:0>
Open<15:12>, AGC Signal Gain <11:0>
0xA4
0xAB
Open<15:12>, AGC Error Threshold <11:0>
Open<7:6>, AGC Average
Samples<5:0>
AGC Pole Location
<7:0>
0xA8
0xAF
Open<7:0>
AGC Desired Level<7:0>
AGC Loop Gain2 <7:0>
AGC Loop Gain1 <7:0>
0xAC
0xB3
Open<7:0>
BIST I Path Signature Register<23:0> (read-only, default 0xAD6636)
0xB0
0xB7
Open<7:0>
BIST Q Path Signature Register<23:0> (read-only, default 0xAD6636)
0xB4
0xBB
Open <15:0>
BIST Control <15:0>
0xB8
Output Port Register Map—Addresses 0xBC to 0xE7
0xBF
Open<7:0>
Parallel Port Output Control <23:0>
0xBC
0xC3
Open<15:0>
Open<15:10>, Output Port Control <9:0>
0xC0
0xC7
AGC0, I Output<15:0> (read only)
AGC0, Q Output <15:0> (read only)
0xC4
0xCB
AGC1, I Output <15:0> (read only)
AGC1, Q Output <15:0> (read only)
0xC8
0xCF
AGC2, I Output <15:0> (read only)
AGC2, Q Output <15:0> (read only)
0xCC
0xD3
AGC3, I Output <15:0> (read only)
AGC3, Q Output <15:0> (read only)
0xD0
0xD7
AGC4, I Output <15:0> (read only)
AGC4, Q Output <15:0> (read only)
0xD4
0xDB
AGC5, I Output <15:0> (read only)
AGC5, Q Output <15:0> (read only)
0xD8
0xDF
Open<15:12>, AGC0 RSSI Output<11:0> (read only)
Open<15:12>, AGC1 RSSI Output<11:0> (read only)
0xDC
0xE3
Open<15:12>, AGC2 RSSI Output<11:0> (read only)
Open<15:12>, AGC3 RSSI Output<11:0> (read only)
0xE0
0xE7
Open<15:12>, AGC4 RSSI Output<11:0> (read only)
Open<15:12>, AGC5 RSSI Output<11:0> (read only)
0xE4
GLOBAL REGISTER MAP
Chip I/O Access Control Register <7:0>
<7>: Synchronous Microport Bit. When this bit is set, the
microport assumes that its controls signals (such as R/W, DS,
and CS,) are synchronous to the CPUCLK. When cleared,
asynchronous control signals are assumed, and the microport
control signals are resynchronized with CPUCLK inside the
AD6636 part. Synchronous microport (when bit is set) has the
advantage of requiring a fewer number of clock cycles for
read/write access.
<6>: This bit is open.
<5:2>: Chip ID Bits. The chip ID bits are used to compare
against the chip ID input pins, enabling or disabling I/O access
for this specific chip. When more than one AD6636 part is
sharing the microport, different CHIPID pins can be used to
differentiate among the parts. A particular part gives I/O access
only when the CHIPID pins have the same value as these chip
ID bits.
<1>: This bit is open.
<0>: Byte Mode Bit. The byte mode bit selects the bit width for
the microport operation. Table 30 shows details.
Table 30. Microport Data Bus Width Selection
Chip Access Control
Register <0>
Microport Data Bus Bit Width
0 (default)
8-bit mode, using D<7:0>
1
16-bit mode, using D<15:0>
Channel I/O Access Control Register <5:0>
These bits enable/disable the channel I/O access capability.
<5>: Channel 5 Access Bit. When the Channel 5 access bit is set
to Logic 1, any I/O write operation (from either the microport
or the serial port) that addresses a register located within the
channel register map updates the Channel 5 registers. Similarly,
for a read operation, the contents of the desired address in the
channel register map are output when this bit is set to Logic 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com