Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD8315ARMZ Datasheet(PDF) 17 Page - Analog Devices

Part # AD8315ARMZ
Description  50 dB GSM PA Controller
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD8315ARMZ Datasheet(HTML) 17 Page - Analog Devices

Back Button AD8315ARMZ Datasheet HTML 13Page - Analog Devices AD8315ARMZ Datasheet HTML 14Page - Analog Devices AD8315ARMZ Datasheet HTML 15Page - Analog Devices AD8315ARMZ Datasheet HTML 16Page - Analog Devices AD8315ARMZ Datasheet HTML 17Page - Analog Devices AD8315ARMZ Datasheet HTML 18Page - Analog Devices AD8315ARMZ Datasheet HTML 19Page - Analog Devices AD8315ARMZ Datasheet HTML 20Page - Analog Devices AD8315ARMZ Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 22 page
background image
Data Sheet
AD8315
Rev. D | Page 17 of 22
This bandwidth is highest at the point where the slope of the
tangent drawn on this curve is greatest, that is, for power outputs
near the center of the PA range, and is much reduced at both
the minimum and the maximum power levels, where the slope
of the gain control curve is lowest due to the S-shaped form.
Using smaller values of CFLT, the loop bandwidth generally
increases in inverse proportion to the value. Eventually, however, a
secondary effect appears due to the inherent phase lag in the power
amplifier control path, some of which can be due to parasitic or
deliberately added capacitance at the VAPC pin. This results in
the characteristic poles in the ac loop equation moving off the
real axis and thus becoming complex (and somewhat resonant).
This is a classic aspect of control loop design. The lowest
permissible value of CFLT must be determined experimentally for a
particular amplifier. For GSM and DCS power amplifiers, CFLT
typically ranges from 150 pF to 300 pF.
In many cases, some improvement in the worst-case response
time can be achieved by including a small resistance in series
with CFLT; this generates an additional 0 in the closed-loop transfer
function, that serves to cancel some of the higher order poles in
the overall loop. A combination of main capacitor CFLT shunted
by a second capacitor and resistor in series is also useful in
minimizing the settling time of the loop.
NC = NO CONNECT
RFIN
ENBL
VSET
VPOS
VAPC
NC
COMM
FLTR
1
2
3
4
5
6
7
8
ENABLE
0V/2.7V
3
4
1
5
8
7
LDC15D190A0007A
2
6
ATTN
20dB
PF08107B
VCTL
VAPC
1000pF
3.5V
1000pF
0.1µF
1.5kΩ
150pF
R1
52.3Ω
49.9Ω
4.7µF
4.7µF
500Ω
AD8315
BAND
SELECT
0V/2V
POUT GSM
35dBm MAX
POUT DCS
32dBm MAX
PIN GSM
3dBm
PIN DCS
3dBm
(OPTIONAL,
SEE TEXT)
+VS
2.7V
R31
1kΩ
R21
600Ω
1R2, R3 OPTIONAL,
SEE TEXT
8-BIT
RAMP DAC
0V TO 2.55V
TO
ANTENNA
Figure 39. Dual-Mode (GSM/DCS) PA Control Example



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com