| Electronic Components Datasheet Search |
|
HMC674LC3CTR-R5 Datasheet(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
HMC674LC3CTR-R5 Datasheet(HTML) 5 Page - Analog Devices |
|
5 / 14 page ![]() Data Sheet HMC674LC3C/HMC674LP3E Rev. K | Page 5 of 14 TIMING DESCRIPTIONS Table 6. Parameter Symbol Description Input to Output High Delay tPDH The propagation delay measured from the time the input signal crosses the reference (± the input offset voltage) to the 50% point of an output low to high transition. Input to Output Low Delay tPDL The propagation delay measured from the time the input signal crosses the reference (± the input offset voltage) to the 50% point of an output high to low transition. Latch Enable (LE/LE) to Output High Delay tPLOH The propagation delay measured from the 50% point of the latch enable (LE/LE) signal high to low transition to the 50% point of an output low to high transition. Latch Enable (LE/LE) to Output Low Delay tPLOL The propagation delay measured from the 50% point of the latch enable (LE/LE) signal high to low transition to the 50% point of an output high to low transition. Minimum Hold Time tH The minimum time after the positive transition of the latch enable (LE/LE) signal that the input signal must remain unchanged to be acquired and held at the outputs. Minimum Latch Enable (LE/LE) Pulse Width tPL The minimum time that the latch enable (LE/LE) signal must be low to acquire an input signal change. Minimum Setup Time tS The minimum time before the positive transition of the latch enable (LE/LE) signal that an input signal change must be present to be acquired and held at the outputs. Output Rise Time tR The amount of time required to transition from a low to a high output as measured at the 20% and 80% points. Output Fall Time tF The amount of time required to transition from a high to a low output as measured at the 20% and 80% points. Input Overdrive Voltage VOD The difference between the input voltages (VINP and VINN). Timing Diagram LATCH ENABLE (LE) DIFFERENTIAL INPUT VOLTAGE LATCH ENABLE (LE) Q OUTPUT Q OUTPUT LATCH TRACK LATCH LATCH 50% 50% 50% VCM ± VOS TRACK tH VIN VOD tF tS tPL tPDL tPDH tPLOH tPLOL tR Figure 2. Timing Diagram |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |