Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SCF5250EC Datasheet(PDF) 12 Page - NXP Semiconductors

Part # SCF5250EC
Description  This section provides brief descriptions of the features of the SCF5250 processor
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

SCF5250EC Datasheet(HTML) 12 Page - NXP Semiconductors

Back Button SCF5250EC Datasheet HTML 8Page - NXP Semiconductors SCF5250EC Datasheet HTML 9Page - NXP Semiconductors SCF5250EC Datasheet HTML 10Page - NXP Semiconductors SCF5250EC Datasheet HTML 11Page - NXP Semiconductors SCF5250EC Datasheet HTML 12Page - NXP Semiconductors SCF5250EC Datasheet HTML 13Page - NXP Semiconductors SCF5250EC Datasheet HTML 14Page - NXP Semiconductors SCF5250EC Datasheet HTML 15Page - NXP Semiconductors SCF5250EC Datasheet HTML 16Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 56 page
background image
SCF5250 Data Sheet: Technical Data, Rev. 1.3
12
Freescale Semiconductor
3.1
GPIO
Many pins have an optional GPIO function.
•
General purpose input is always active, regardless of state of pin.
•
General purpose output or primary output is determined by the appropriate setting of the Pin
Multiplex Control Registers, GPIO-FUNCTION, GPIO1-FUNCTION and PIN-CONFIG.
•
At Power-on reset, all pins are set to their primary function.
3.2
SCF5250 Bus Signals
These signals provide the external bus interface to the SCF5250 processor.
3.2.1
Address Bus
•
The address bus provides the address of the byte or most significant byte of the word or longword
being transferred. The address lines also serve as the DRAM address pins, providing multiplexed
row and column address signals.
•
Bits 23 down to 1 and 24 of the address are available. A24 is intended to be used with 256 Mbit
DRAM’s. Signals are named:
— A[23:1]
— A20/24
Processor Status
PST0/GPIO50
PST1/GPIO49
PST2/INTMON2/GPIO48
PST3/INTMON1/GPIO47
Indicates internal processor status.
In/Out
Hi-Z
Processor Clock
PSTCLK/GPIO51
processor clock output
Out
–
Test Clock
TCK
Clock signal for IEEE 1149.1A JTAG.
In
–
Test Reset/Development
Serial Clock
TRST/DSCLK
Multiplexed signal that is asynchronous
reset for JTAG controller. Clock input for
debug module.
In
–
Test Mode Select/ Break
Point
TMS/BKPT
Multiplexed signal that is test mode select
in JTAG mode and a hardware
break-point in debug mode.
In
–
Test Data Input /
Development Serial Input
TDI/DSI
Multiplexed serial input for the JTAG or
background debug module.
In
–
Test Data
Output/Development
Serial Output
TDO/DSO
Multiplexed serial output for the JTAG or
background debug module.
Out
–
Table 2. SCF5250 Signal Index (continued)
Signal Name
Mnemonic
Function
Input/
Output
Reset
State



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com