Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADV7604 Datasheet(PDF) 3 Page - Analog Devices

Part # ADV7604
Description  12-Bit, 170 MHz, Video and Graphics Digitizer with Quad HDMI Receiver
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7604 Datasheet(HTML) 3 Page - Analog Devices

  ADV7604 Datasheet HTML 1Page - Analog Devices ADV7604 Datasheet HTML 2Page - Analog Devices ADV7604 Datasheet HTML 3Page - Analog Devices ADV7604 Datasheet HTML 4Page - Analog Devices ADV7604 Datasheet HTML 5Page - Analog Devices ADV7604 Datasheet HTML 6Page - Analog Devices ADV7604 Datasheet HTML 7Page - Analog Devices ADV7604 Datasheet HTML 8Page - Analog Devices ADV7604 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 20 page
background image
Data Sheet
ADV7604
Rev. D | Page 3 of 20
FUNCTIONAL BLOCK DIAGRAM
AIN1
AIN2
AIN3
AIN4
ADC0
CLAMP
ADC1
CLAMP
ADC2
CLAMP
SYNC PROCESSING
AND
CLOCK GENERATION
SYNC3
SYNC4
HS_IN1
VS_IN1
AVLINK
SCL
SDA
CEC
AVLINK
CEC
CONTROLLER
CONTROL
INTERFACE
I2C
VIDEO DATA
PROCESSOR
HS/CS, VS
CONTROL
AND
DATA
CONTROL
P0 TO P11
P12 TO P23
P24 TO P35
LLC
INT1
SYNC_OUT/INT2
HS
VS
_FIELD
DE
MUX
RXA_C±
RXB_C±
RXC_C±
PLL
EQUALIZER
SAMPLER
HDMI
PROCESSOR
EDID
REPEATER
CONTROLLER
HDCP
ENGINE
HDCP
EEPROM
PACKET
PROCESSOR
DDCB_SDA
DDCB_SCL
DDCC_SDA
DDCC_SCL
DDCD_SDA
DDCD_SCL
RXA_5V
RXB_5V
RXC_5V
RXD_5V
EP_MISO
EP_MOSI
EP_CS
EP_SCK
SHARED_EDID
PACKET
/
INFOFRAME
MEMORY
LRCLK/DSD2B/DST_FF
SCLK/DST_CLK
SPDIF/DSD0/DST
RXA_0±
RXA_1±
RXA_2±
EQUALIZER
EQUALIZER
EQUALIZER
SAMPLER
RXB_0±
RXB_1±
RXB_2±
SAMPLER
RXC_0±
RXC_1±
RXC_2±
SAMPLER
RXD_0±
RXD_1±
RXD_2±
AIN5
AIN6
DATA
PREPROCESSOR
AND
COLOR
SPACE
CONVERTER
EMBEDDED
SYNC
A
B
C
BLC
DDCA_SDA
DDCA_SCL
12
12
12
12
12
12
BACK
END
CSC
RXD_C±
TRI7/HS_IN2
TRI8/VS_IN2
AIN7
AIN8
AIN9
AIN10
AIN11
AIN12
SYNC1
SYNC2
TRI1
TRI2
TRI3
TRI4
TRI5
TRI6
TRILEVEL
SLICER
CLAMPIN
12-
CHANNEL
INPUT
MATRIX
I2S0/DSD0B/HBR0
I2S1/DSD1A/HBR1
I2S2/DSD1B/HBR2
I2S3/DSD2A/HBR3
COMPONENT
PROCESSOR
AND
ENHANCED
STANDARD
DEFINITION
PROCESSOR
ADV7604
MCLKOUT
Y_MUX_OUT
RAW_SYNC
RAW_VSYNC
AUDIO
PWRDN
Figure 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com