| Electronic Components Datasheet Search |
|
FUSB307BVMPX Datasheet(PDF) 27 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
FUSB307BVMPX Datasheet(HTML) 27 Page - ON Semiconductor |
|
27 / 57 page ![]() FUSB307B www.onsemi.com 27 Table 17. FAST MODE PLUS I2C SPECIFICATIONS Symbol Parameter Fast Mode Plus Min. Max. Unit fSCL I2C_SCL Clock Frequency 0 1000 kHz tHD;STA Hold Time (Repeated) START Condition 0.26 μs tLOW Low Period of I2C_SCL Clock 0.5 μs tHIGH High Period of I2C_SCL Clock 0.26 μs tSU;STA Set−up Time for Repeated START Condition 0.26 μs tHD;DAT Data Hold Time 0 μs tSU;DAT Data Set−up Time 50 ns tr Rise Time of I2C_SDA and I2C_SCL Signals 20 × (VDD/5.5 V) 120 ns tf Fall Time of I2C_SDA and I2C_SCL Signals (Note 16) 20 × (VDD/5.5 V) 120 ns tSU;STO Set−up Time for STOP Condition 0.26 μs tBUF Bus−Free Time between STOP and START Conditions 0.5 μs tSP Pulse Width of Spikes that Must Be Suppressed by the Input Filter 0 50 ns 16. Guaranteed by characterization. Not production tested. 17. Automotive part only, FUSB307BVMPX. Figure 19. Definition of Timing for Full−Speed Mode Devices on the I2C Bus SDA SCL SDA SCL 70% 30% 70% 30% 70% 30% 70% 30% 70% 30% 70% 30% 70% 30% P S 002aac938 1 / fSCL S Sr tf tr tSU;DAT tVD;DAT tHD;DAT tf tHD;STA tLOW tr tHIGH tHD;STA tSU;STA tSP tVD;ACK tHD;STO tBUF 1st clock cycle 9th clock 9th clock VIL = 0.3VDD VIH = 0.7VDD |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |