Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LTC6955 Datasheet(PDF) 16 Page - Analog Devices

Part # LTC6955
Description  Ultralow Jitter, 7.5GHz 11 Output Fanout Buffer Family
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC6955 Datasheet(HTML) 16 Page - Analog Devices

Back Button LTC6955 Datasheet HTML 12Page - Analog Devices LTC6955 Datasheet HTML 13Page - Analog Devices LTC6955 Datasheet HTML 14Page - Analog Devices LTC6955 Datasheet HTML 15Page - Analog Devices LTC6955 Datasheet HTML 16Page - Analog Devices LTC6955 Datasheet HTML 17Page - Analog Devices LTC6955 Datasheet HTML 18Page - Analog Devices LTC6955 Datasheet HTML 19Page - Analog Devices LTC6955 Datasheet HTML 20Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 22 page
background image
LTC6955
16
Rev 0
For more information www.analog.com
Preliminary Technical Data
Advance Product Information Subject to Change
Rev PrA
APPLICATIONS INFORMATION
Figure 6. A Typical Data Acquisition Circuit Showing the Sampling Error
Effects of a Noisy Amplifier and a Jittery Sampling Clock
6955 F06
SINE WAVE
INPUT SIGNAL WITH
NOISELESS AMP
SAMPLING CLOCK WITH ADDED JITTER
∆V = VERROR
tJ
SINE WAVE
INPUT SIGNAL WITH
NOISY AMP
SINE WAVE
INPUT SIGNAL
PERFECT SAMPLING CLOCK
∆V = VERROR
SINE WAVE
INPUT SIGNAL WITH
NOISELESS AMP
PERFECT SAMPLING CLOCK
VSAMPLE
SAMPLING CLOCK
BITS
ADC
AMP
ADC Clocking and Jitter Requirements
Adding noise directly to a clean signal clearly reduces its
signal to noise ratio (SNR). In data acquisition applica-
tions, digitizing a clean signal with a noisy clock signal
also degrades the SNR. This issue is best explained in
the time domain using jitter instead of phase noise. For
this discussion, assume that the jitter is white (flat with
frequency) and of Gaussian distribution.
Figure 6 shows a sine wave signal entering a typical data
acquisition circuit composed of an ADC, an input signal
amplifier and a sampling clock. Also shown are three sig-
nal sampling scenarios for sampling the sine wave at its
zero crossing.
In the first scenario, a perfect sine wave input is buffered
by a noiseless amplifier to drive the ADC. Sampling is per-
formed by a perfect, zero jitter clock. Without any added
noise or sampling clock jitter, the ADC’s digitized output
value is very clearly determined and perfectly repeatable
from cycle to cycle.
In the second scenario, a perfect sine wave input is buff-
ered by a noisy amplifier to drive the ADC. Sampling is
performed by a perfect, zero jitter clock. The added noise
results in an uncertainty in the digitized value, causing an
error term which degrades the SNR. The degraded SNR in
this scenario, from adding noise to the signal, is expected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com