P89LPC915 datasheet(9/72 Pages) PHILIPS

9 / 72 page

Philips Semiconductors

P89LPC915/916/917

8-bit microcontrollers with accelerated two-clock 80C51 core

Product data

Rev. 04 — 17 December 2004

9 of 72

9397 750 14397

P1.0 to P1.5

I/O

(P1.2);

I (P1.5)

Port 1: Port 1 is a 6-bit I/O port with user-conﬁgurable outputs. During reset Port 1

latches are conﬁgured in the input only mode with the internal pull-up disabled. The

operation of the inputs and outputs depends upon the port conﬁguration selected.

Refer to Section 9.12.1 “Port conﬁgurations” and Table 13 “DC electrical

characteristics” for details. P1.2 is an open drain when used as an output. P1.5 is

input only.

All pins have Schmitt triggered inputs.

Port 1 also provides various special functions as described below:

I/O

P1.0 — Port 1 bit 0

TxD — Serial port transmitter data.

I/O

P1.1 — Port 1 bit 0

RxD — Serial port receiver data.

I/O

P1.2 — Port 1 bit 2. (Open drain when used as an output.)

I/O

T0 — Timer/counter 0 external count input, overﬂow output, or PWM output.

I/O

SCL — I2C-bus serial clock input/output.

I/O

P1.3 — Port 1 bit 2. (Open drain when used as an output.)

I/O

INT0 — External interrupt 0 input.

I/O

SDA — I2C-bus serial data input/output.

I/O

P1.4 — Port 1 bit 2.

I/O

INT1 — External interrupt 1input.

P1.5 — Port 1 bit 5. (Input only.)

RST — External Reset input during power-on or if selected via UCFG1. When

functioning as a reset input a LOW on this pin resets the microcontroller, causing I/O

ports and peripherals to take on their default states, and the processor begins

execution at address 0. When using an oscillator frequency above 12 MHz, the

reset input function of P1.5 must be enabled. An external circuit is required to

hold the device in reset at power-up until VDD has reached its speciﬁed level.

When system power is removed VDD will fall below the minimum speciﬁed

operating voltage. When using an oscillator frequency above 12 MHz, in some

applications, an external brownout detect circuit may be required to hold the

device in reset when VDD falls below the minimum speciﬁed operating voltage.

Also used during a power-on sequence to force In-System Programming mode.

VSS

Ground: 0 V reference.

VDD

Power Supply: This is the power supply voltage for normal operation as well as Idle

and Power-down modes.

Table 3:

P89LPC915 pin description…continued

Symbol

Type

Description

P89LPC915 Datasheet(PDF) 9 Page - NXP Semiconductors

P89LPC915 Datasheet(HTML) 9 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Datasheet Download

Link URL