±2 LSB INL (16-Bit) and 2 ppm/°C Reference

Data Sheet

AD5693R/AD5692R/AD5691R/AD5693

Rev. D

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2014–2017 Analog Devices, Inc. All rights reserved.

Technical Support

www.analog.com

FEATURES

Ultrasmall package: 2 mm × 2 mm, 8-lead LFCSP

High relative accuracy (INL): ±2 LSB maximum at 16 bits

AD5693R/AD5692R/AD5691R

Low drift, 2.5 V reference: 2 ppm/°C typical

Selectable span output: 2.5 V or 5 V

AD5693

External reference only

Total unadjusted error (TUE): ±0.06% of FSR maximum

Offset error: ±1.5 mV maximum

Gain error: ±0.05 % of FSR maximum

Low glitch: 0.1 nV-sec

High drive capability: 20 mA

Low power: 1.2 mW at 3.3 V

Wide operating temperature range: −40°C to +105°C

APPLICATIONS

Process controls

Data acquisition systems

Digital gain and offset adjustment

Programmable voltage sources

Optical modules

GENERAL DESCRIPTION

The AD5693R/AD5692R/AD5691R/AD5693, members of the

nanoDAC+® family, are low power, single-channel, 16-/14-/12-bit

buffered voltage output DACs. The devices, except the AD5693,

include an enabled by default internal 2.5 V reference, offering

2 ppm/°C drift. The output span can be programmed to be 0 V to

5.5 V supply and are guaranteed monotonic by design. The

devices are available in a 2.00 mm × 2.00 mm, 8-lead LFCSP or

a 10-lead MSOP.

The internal power-on reset circuit ensures that the DAC register

is written to zero scale at power-up while the internal output

buffer is configured in normal mode. The AD5693R/AD5692R/

AD5691R/AD5693 contain a power-down mode that reduces the

current consumption of the device to 2 µA (maximum) at 5 V and

provides software selectable output loads.

interface. Some device options also include an asynchronous

FUNCTIONAL BLOCK DIAGRAM

AD5693R/

AD5692R/

AD5691R

GND

LDAC

REF

POWER-DOWN

CONTROL LOGIC

DAC

REGISTER

POWER-ON

RESET

2.5V

REF

OUTPUT

BUFFER

16-/14-/12-BIT

DAC

INPUT

CONTROL LOGIC

SCL

SDA

RESET

A0

RESISTOR

NETWORK

Figure 1. MSOP

AD5693R/

AD5692R/

AD5691R/

AD5693

GND

REF

POWER-DOWN

CONTROL LOGIC

DAC

REGISTER

POWER-ON

RESET

OUTPUT

BUFFER

16-/14-/12-BIT

DAC

INPUT

CONTROL LOGIC

SCL

SDA

A0

RESISTOR

NETWORK

Figure 2. LFCSP

Table 1. Related Devices

Interface

Reference

16-Bit

14-Bit

12-Bit

SPI

Internal

AD5683R

AD5682R

AD5681R

External

AD5683

Internal

AD5693R

AD5692R

AD5691R

External

AD5693

PRODUCT HIGHLIGHTS

1. High relative accuracy (INL): ±2 LSB maximum

(AD5693R/AD5693, 16-bit).

2. Low drift, 2.5 V on-chip reference: 2 ppm/°C typical and

5 ppm/°C maximum temperature coefficient.

3. 2 mm × 2 mm, 8-lead LFCSP and 10-lead MSOP.