Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

GPCE4XXXX Datasheet(PDF) 30 Page - Generalplus Technology Inc.

Part # GPCE4XXXX
Description  16-bit Sound Controller
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  GENERALPLUS [Generalplus Technology Inc.]
Direct Link  http://www.generalplus.com
Logo GENERALPLUS - Generalplus Technology Inc.

GPCE4XXXX Datasheet(HTML) 30 Page - Generalplus Technology Inc.

Back Button GPCE4XXXX Datasheet HTML 26Page - Generalplus Technology Inc. GPCE4XXXX Datasheet HTML 27Page - Generalplus Technology Inc. GPCE4XXXX Datasheet HTML 28Page - Generalplus Technology Inc. GPCE4XXXX Datasheet HTML 29Page - Generalplus Technology Inc. GPCE4XXXX Datasheet HTML 30Page - Generalplus Technology Inc. GPCE4XXXX Datasheet HTML 31Page - Generalplus Technology Inc. GPCE4XXXX Datasheet HTML 32Page - Generalplus Technology Inc. GPCE4XXXX Datasheet HTML 33Page - Generalplus Technology Inc. GPCE4XXXX Datasheet HTML 34Page - Generalplus Technology Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 49 page
background image
GPCE4XXXX
© Generalplus Technology Inc.
Proprietary & Confidential
30
Jun. 26, 2017
Version: 1.1
7.9.1 IO PWM
One IO PWMs which duty is selected from 1/256 to 254/256.
These PWM signals can be applied for controlling the speed of
motor or other device.
7.9.2 Timebase
Timebase,
generated by 32768Hz
crystal
oscillator, is
a
combination of frequency selection, generating 4KHz, 2KHz,
512Hz, 64Hz, 16Hz and 2Hz interrupt sources (FIQ6/IRQ6,
FIQ7/IRQ7) for real-time-clock.
7.10 Capacitance Touch Sensor(CTS) and CTS
Timers
GPCE4xxxx provides Capacitive Touch sensor.
It is able to
perform capacitive sensing, decision making, responsive actions
and other duties pertinent to the system as well.
7.11 Sleep Mode, Wakeup, Halt Mode, and Watchdog
7.11.1 Sleep and wakeup modes
1) Sleep, Halt: After power-on reset, IC starts running until a
sleep command is issued.
When a sleep
command is accepted, IC will turn the system
clock (PLL) off.
It enters sleep mode if 32KHz
Sleep Status bit is cleared or enters halt mode if
32KHz Sleep Status bit is set.
2)
Wakeup: CPU awaking from sleep mode requires a wakeup
signal to turn the system clock (PLL) on.
The
FIQ/IRQ signal makes CPU to complete the
wakeup process and initialization.
The CPU
wakeup source is given in the following table.
Wakeup up source include all FIQ source and all
interrupt source.
7.11.2 Watchdog Reset
If the watchdog function is enabled, a reset signal is generated to
reset system when watchdog counter is overflow.
7.12 ADC (Analog to Digital Converter) / DAC
The GPCE4xxxx has eight channels 12-bit ADC (Analog to Digital
Converter) to convert analog signal to digital signal.
The eight
channels of ADC can be eight channels of line-in from IOB [7:0]
or one channel microphone (MIC) input through amplifier PGA
controller, and AGC controller.
The MIC amplifier circuit is
capable of reducing common mode noise by transmitting signals
through differential MIC Inputs (MICN, MICP).
Moreover, an
external resistor can be applied to adjust microphone gain and
operating time of AGC.
7.13 USB Device Function (by body)
Some of the GPCE4xxxx series provide device function which is
compatible with USB 2.0 full-speed standard.
An USB
transceiver is also built-in.
7.14 SPIFC
A Serial Peripheral Interface flash controller (SPIFC) is featured
to facilitate communication between GPCE4xxxx with other
devices and components, especially for SPI FLASH.
The
SPIFC supports one- I/O, two-I/O, four-I/O mode of SPI flash.
The SPIFC also supports auto mode which can access SPI flash
data directly, therefore user
’s program can be placed at external
SPI flash.
There are six control signals on SPI - SPICS (IOA12),
SPICK (IOA13), SDI (IOA14), SDO (IOA15), SPIIO3 (IOA10, only
for 4 I/O mode), and SPIIO2 (IOA11, only for 4 I/O mode).
7.14.1 SPI2
A Serial Peripheral Interface controller (SPI2) is built in
GPCE4xxxx to facilitate communicating with other devices and
components.
There are four control signals on SPI2 - SPICS
(IOB12), SPICK (IOB13), SDI (IOB14), and SDO (IOB15).
D7
D6
D4
D5
D2
D3
D0
D1
D7
D6
D5
D3
D4
D2
D0
D1
SPICK(POL=0)
SPICK(POL=1)
SDO
SDI
SPICS
PHASE = 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com