GD25LQ80CSFG datasheet(36/68 Pages) GIGADEVICE

36 / 68 page

1.8V Uniform Sector

Dual and Quad Serial Flash

GD25LQ80C

7.30 Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-Byte address

(A23-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that

address, is shifted out on SO, and each bit is shifted out, at a Max frequency fC, on the falling edge of SCLK. The first Byte

addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of

data is shifted out. Once the A8-A0 address reaches the last Byte of the register (Byte 1FFH), it will reset to 000H, the

command is completed by driving CS# high.

Address

A23-16

A15-12

A11-9

A8-0

Security Register #1

00H

0 0 0 1

0 0 0

Byte Address

Security Register #2

00H

0 0 1 0

0 0 0

Byte Address

Security Register #3

00H

0 0 1 1

0 0 0

Byte Address

Figure33. Read Security Registers command Sequence Diagram

Command

48H

CS#

SCLK

High-Z

9 10

28 29 30 31

23 22 21

24-bit address

MSB

34 35 36 37

38 39

Data Out1

42 43 44 45

46 47

Data Out2

CS#

SCLK

MSB

Dummy Byte

7.31 Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default

power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status

(WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode

bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The “Enable Reset (66H)” and the “Reset (99H)” commands can be issued in either SPI mode. The “Reset (99H)” command

sequence as follow: CS# goes low  Sending Enable Reset command  CS# goes high  CS# goes low  Sending

Reset command  CS# goes high. Once the Reset command is accepted by the device, the device will take approximately

tRST / tRST_E to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going

or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is

recommended to check the WIP bit and the SUS bit in Status Register before issuing the Reset command sequence.

GD25LQ80CSFG Datasheet(PDF) 36 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25LQ80CSFG Datasheet(HTML) 36 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL