| Electronic Components Datasheet Search |
|
AD9929BBCZ Datasheet(PDF) 52 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9929BBCZ Datasheet(HTML) 52 Page - Analog Devices |
|
52 / 64 page ![]() AD9929 Rev. A | Page 52 of 64 STROBE TIMING The AD9929 provides a STROBE output pulse that can be used to trigger the camera flash circuit. STROBE operation is set by only one register, as described in Table 32. The STROBE output is held low when STROBE_EN (Address 0x0B) is set to 0 and enabled when set to 1. Providing STROBE_EN = 1, the STROBE output pulse is asserted high on the rising edge of the last XSUBCK pulse in the field, as shown in Figure 61. Also shown in Figure 61, the STROBE pulse is asserted low again on the rising edge of VSG. VD XSUBCK tEXP XVSG1- XVSG2 STROBE 1 2 SET STROBE_EN (ADDRESS 0x0B) = 1 NOTES 1. STROBE OUTPUT ASSERTED HIGH ON RISING EDGE OF LAST XSUBCK PULSE 2. STROBE OUTPUT ASSERTED LOW ON NEGATIVE EDGE OF XVSG PULSE Figure 61. STROBE Output Timing VD NOTES 1. INTERNAL 12-BIT H-GRAY CODE COUNTER IS RESET 7 CLOCK CYCLES AFTER THE HD FALLING EDGE. HD CLI 0123 4 5 6 7 89 10 11 12 13 14 01 2 3 XX XX XX X X X H-GRAY CODE COUNTER (PIXEL COUNTER) 3ns MIN 4 H-COUNTER RESET H-COUNTER RESET Figure 62. External VD/HD and Internal 12-Bit H-Gray Code Counter Synchronization, Slave Mode |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |