9883 datasheet(55/56 Pages) INTEL

55 / 56 page

Advanced 10/100 Unmanaged Repeater — LXT9883/9863

Datasheet

Document #: 249115

Revision #: 003

Rev. Date: 08/07/01

Figure 25. 10 Mbps IRB-to-TP Port Timing

Table 34. 10 Mbps IRB-to TP Port Timing Parameters

Parameter

Symbol

Min

Typ

Max

Units

Test Conditions

MACACTIVE to IR10ENA

assertion delay

t14A

–

100

–

MACACTIVE High to IR10ENA Low.

IR10DAT (input) to IR10CLK

setup time

t14B

–

IR10DAT valid to IR10CLK rising

edge.

IR10CLK to IR10DAT (input)

hold time

t14C

–

IR10CLK rising edge to IR10DAT

change.

IR10ENA asserted to

TPOP/N active

t14D

5.1

–

1. Typical values are at 25° C and are for design aid only; they are not guaranteed and not subject to production testing.

2. Bit Time (BT) is the duration of one bit as transferred to/from the MAC and is the reciprocal of bit rate. BT for

10BASE-T = 10

-7 s or 100ns.

3. External devices should allow at least one 10 MHz clock cycle (10 ns) between assertion of MACACTIVE and IR10ENA.

4. Input.

MACACTIVE

IR10ENA

IR10DAT

t14A

t14B

IR10CLK

t14C

TPOP/N

t14D

9883 Datasheet(PDF) 55 Page - Intel Corporation

9883 Datasheet(HTML) 55 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL