Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STR720 Datasheet(PDF) 148 Page - STMicroelectronics

Part # STR720
Description  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR720 Datasheet(HTML) 148 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 144Page - STMicroelectronics STR720 Datasheet HTML 145Page - STMicroelectronics STR720 Datasheet HTML 146Page - STMicroelectronics STR720 Datasheet HTML 147Page - STMicroelectronics STR720 Datasheet HTML 148Page - STMicroelectronics STR720 Datasheet HTML 149Page - STMicroelectronics STR720 Datasheet HTML 150Page - STMicroelectronics STR720 Datasheet HTML 151Page - STMicroelectronics STR720 Datasheet HTML 152Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 401 page
background image
STR720 - RESET AND CLOCK CONTROL UNIT (RCCU)
148/401
MaSK ConTroL register (MSKCTL)
Address Offset: 10h
Reset value: 0000h
Bit 15 = LOCK_I_EN: Lock interrupt masking bit
0: No interrupt requests on PLL LOCK are provided by RCCU
1: The RCCU can request a LOCK interrupt
Bit 14 = ULOCK_I_EN: UnLock interrupt masking bit
0: No interrupt requests on PLL UnLOCK are provided by RCCU
1: The RCCU can request a UnLOCK interrupt
Bit 13:1 = Reserved. Give ‘0’ when read and must be written to ‘0’.
Bit 0 = STOP_EN: STOP mode enable bit
0: STOP mode is not enabled.
1: STOP mode enabled.
SYStem PROTection register (SYSPROT)
Address Offset: 14h
Reset value: 0000h
Bit 15:1 = Reserved. Give ‘0’ when read and must be written to ‘0’.
Bit 0 = REG_PROT: Register write protection bit
This bit is set and cleared by software. It is cleared by hardware after every write access to
PLLCONF, DIVCONF and CLKCTL registers. This bit enables the PLLCONF, DIVCONF and
CLKCTL registers writing.
0: write access to PLLCONF, DIVCONF and CLKCTL registers is disabled
1: write access to PLLCONF, DIVCONF and CLKCTL registers is enabled
15
14
13
12
11
10
9
8
765432
1
0
LOCK_I
_EN
ULOCK
_I_EN
Reserved
STOP_
EN
rw
rw
-
rw
15
14
13
12
11
10
9
8
765432
1
0
Reserved
REG_P
ROT
-rw
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com