FXPS7115D4 datasheet(37/72 Pages) NXP

37 / 72 page

NXP Semiconductors

FXPS7115D4

Digital absolute pressure sensor, 40 kPa to 115 kPa

FXPS7115D4

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 5 December 2019

37 / 72

Table 47. UF_REGION_R - UF region selection register (address 15h) bit allocation

Bit

Symbol

REGION_ACTIVE[3:0]

Factory default

Access

The user OTP regions UF0, UF1, and F share a block of 16 registers. Prior to reading the

registers via any communication interface, the user must ensure that the desired OTP

registers are loaded into the readable registers. Below is the necessary procedure to

ensure proper reading of the UF0, UF1, and F registers.

1. Write the desired address range to be read to the REGION_LOAD[3:0] bits in the

UF_REGION_W register using one of the communication interfaces available via the

COMMTYPE register.

Table 48. REGION_LOAD Bit Definitions

REGION_LOAD[3:0]

OTP register addresses loaded into the readable registers

not applicable

0010 through 1001

reserved

Address Range $A0 through $AF

Address Range $B0 through $BF

Address Range $C0 through $CF

Address Range $D0 through $DF

Address Range $E0 through $EF

Address Range $F0 through $FF

2. Add a delay (Refer to appropriate Application Note for specific communication

protocol for delay values)

3. Optional: Execute a register read of the UF_REGION_R register and confirm the

REGION_ACTIVE[3:0] bits match the values written to the REGION_LOAD[3:0] bits in

the UF_REGION_W register.

Table 49. REGION_ACTIVE Bit Definitions

REGION_ACTIVE[3:0]

OTP register addresses loaded into the readable registers

Load of OTP registers is in process

The contents of the shared registers has been over-written by

the user

0010 through 1001

not applicable

Address Range $A0 through $AF

Address Range $B0 through $BF

Address Range $C0 through $CF

Address Range $D0 through $DF

Address Range $E0 through $EF

Address Range $F0 through $FF

4. Execute a Register Read of the desired registers from the UF0, UF1 or F register

section. Complete all desired Register Reads of the selected UF Region.

FXPS7115D4 Datasheet(PDF) 37 Page - NXP Semiconductors

FXPS7115D4 Datasheet(HTML) 37 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Datasheet Download

Link URL