FXPS7115D4 datasheet(53/72 Pages) NXP

53 / 72 page

NXP Semiconductors

FXPS7115D4

Digital absolute pressure sensor, 40 kPa to 115 kPa

FXPS7115D4

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 5 December 2019

53 / 72

Table 98. Lock and CRC Register bit definitions

Location

Bit

Address

$5F

CRC_UF2

LOCK_UF2

CRC_UF2[3:0]

Factory Default

$AF

CRC_F_A

LOCK_F_A

REGA_BLOCKID[2:0]

CRC_F_A[3:0]

Factory Default

varies

$BF

CRC_F_B

LOCK_F_B

REGB_BLOCKID[2:0]

CRC_F_B[3:0]

Factory Default

varies

$CF

CRC_F_C

LOCK_F_C

REGC_BLOCKID[2:0]

CRC_F_C[3:0]

Factory Default

varies

$DF

CRC_F_D

LOCK_F_D

REGD_BLOCKID[2:0]

CRC_F_D[3:0]

Factory Default

varies

$EF

CRC_F_E

LOCK_F_E

REGE_BLOCKID[2:0]

CRC_F_E[3:0]

Factory Default

$FF

CRC_F_F

LOCK_F_F

REGF_BLOCKID[2:0]

CRC_F_F[3:0]

Factory Default

7.7.33 Reserved registers

A register read command to a reserved register or a register with reserved bits results in

a valid response. The data for reserved bits may be '0' or '1'.

A register write command to a reserved register or a register with reserved bits executes

and results in a valid response. The data for the reserved bits may be '0' or '1'. A write to

the reserved bits must always be '0' for normal device operation and performance.

7.7.34 Invalid register addresses

A register read command to a register address outside of the addresses listed in

Section 7.6 "User-accessible data array" results in a valid response. The data for the

registers will be '00h'.

A register write command to a register address outside of the addresses listed in

Section 7.6 "User-accessible data array" will not execute, but results in a valid response.

The data for the registers will be '00h'.

A register write command to a read-only register will not execute, but results in a valid

response. The data for the registers is the current content of the registers.

7.8 Read/write register array CRC verification

The writable registers (all registers with the exception of the DEVLOCK_WR register) are

verified by a continuous 4-bit CRC that is calculated on the entire array once ENDINIT is

set. The CRC verification uses a generator polynomial of g(x) = X4 + X3 + 1, with a seed

value = '0000'.

FXPS7115D4 Datasheet(PDF) 53 Page - NXP Semiconductors

FXPS7115D4 Datasheet(HTML) 53 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Datasheet Download

Link URL