ESP32 datasheet(53/64 Pages) ESPRESSIF

53 / 64 page

Appendix A

No.

Description

Each column about digital “Function” is accompanied by a column about “Type”. Please see

the following explanations for the meanings of “type” with respect to each “function” they are

associated with. For each “Function-N”, “type” signifies:

• I: input only.

If a function other than “Function-N” is assigned, the input signal of

“Function-

N” is still from this pin.

• I1: input only. If a function other than “Function-N” is assigned, the input signal of

“Function-N” is always “1”.

• I0: input only. If a function other than “Function-N” is assigned, the input signal of

“Function-

N” is always “0”.

• O: output only.

• T: high-impedance.

• I/O/T: combinations of input, output, and high-impedance according to the function sig-

nal.

• I1/O/T: combinations of input, output, and high-impedance, according to the function

signal. If a function is not selected, the input signal of the function is “1”.

For example, pin 30 can function as HS1_CMD or SD_CMD, where HS1_CMD is of an “I1/O/T”

type. If pin 30 is selected as HS1_CMD, this pin’s input and output are controlled by the SDIO

host. If pin 30 is not selected as HS1_CMD, the input signal of the SDIO host is always “1”.

Each digital output pin is associated with its configurable drive strength.

Column “Drive

Strength” in Table IO_MUX lists the default values. The drive strength of the digital output

pins can be configured into one of the following four options:

• 0:

~5 mA

• 1:

~10 mA

• 2:

~20 mA

• 3:

~40 mA

The default value is 2.

The drive strength of the internal pull-up (wpu) and pull-down (wpd) is

~75 µA.

Column “At Reset” in Table IO_MUX lists the status of each pin during reset, including input-

enable (ie=1), internal pull-up (wpu) and internal pull-down (wpd). During reset, all pins are

output-disabled.

Column “After Reset” in Table IO_MUX lists the status of each pin immediately after reset,

including input-enable (ie=1), internal pull-up (wpu) and internal pull-down (wpd). After reset,

each pin is set to “Function 1”. The output-enable is controlled by digital Function 1.

Table Ethernet_MAC is about the signal mapping inside Ethernet MAC. The Ethernet MAC

supports MII and RMII interfaces, and supports both the internal PLL clock and the external

clock source. For the MII interface, the Ethernet MAC is with/without the TX_ERR signal. MDC,

MDIO, CRS and COL are slow signals, and can be mapped onto any GPIO pin through the

GPIO-Matrix.

Table GPIO Matrix is for the GPIO-Matrix. The signals of the on-chip functional modules can

be mapped onto any GPIO pin. Some signals can be mapped onto a pin by both IO-MUX

and GPIO-Matrix, as shown in the column tagged as “Same input signal from IO_MUX core”

in Table GPIO Matrix.

Espressif Systems

Submit Documentation Feedback

ESP32 Datasheet V3.4

ESP32 Datasheet(PDF) 53 Page - ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.

ESP32 Datasheet(HTML) 53 Page - ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL