Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

FS32K148HAT0VLHT Datasheet(PDF) 72 Page - NXP Semiconductors

Part # FS32K148HAT0VLHT
Description  Voltage range: 2.7 V to 5.5 V Low-power Arm Cortex-M4F/M0 core with excellent energy efficiency
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS32K148HAT0VLHT Datasheet(HTML) 72 Page - NXP Semiconductors

Back Button FS32K148HAT0VLHT Datasheet HTML 68Page - NXP Semiconductors FS32K148HAT0VLHT Datasheet HTML 69Page - NXP Semiconductors FS32K148HAT0VLHT Datasheet HTML 70Page - NXP Semiconductors FS32K148HAT0VLHT Datasheet HTML 71Page - NXP Semiconductors FS32K148HAT0VLHT Datasheet HTML 72Page - NXP Semiconductors FS32K148HAT0VLHT Datasheet HTML 73Page - NXP Semiconductors FS32K148HAT0VLHT Datasheet HTML 74Page - NXP Semiconductors FS32K148HAT0VLHT Datasheet HTML 75Page - NXP Semiconductors FS32K148HAT0VLHT Datasheet HTML 76Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 100 page
background image
For supported baud rate see section 'Chip-specific LPI2C information' of the Reference
Manual.
6.5.4 FlexCAN electical specifications
For supported baud rate, see section 'Protocol timing' of the Reference Manual.
6.5.5 SAI electrical specifications
The following table describes the SAI electrical characteristics.
• Measurements are with maximum output load of 50 pF, input transition of 1 ns and
pad configured with fastest slew settings (DSE = 1'b1).
• I/O operating voltage ranges from 2.97 V to 3.6 V
• While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN ), the
interface should be OFF.
Table 47. Master mode timing specifications
Symbol
Description
Min.
Max.
Unit
—
Operating voltage
2.97
3.6
V
S1
SAI_MCLK cycle time
40
—
ns
S2
SAI_MCLK pulse width high/low
45%
55%
MCLK period
S3
SAI_BCLK cycle time
80
—
ns
S4
SAI_BCLK pulse width high/low
45%
55%
BCLK period
S5
SAI_RXD input setup before
SAI_BCLK
28
—
ns
S6
SAI_RXD input hold after
SAI_BCLK
0
—
ns
S7
SAI_BCLK to SAI_TXD output
valid
—
8
ns
S8
SAI_BCLK to SAI_TXD output
invalid
-2
—
ns
S9
SAI_FS input setup before
SAI_BCLK
28
—
ns
S10
SAI_FS input hold after
SAI_BCLK
0
—
ns
S11
SAI_BCLK to SAI_FS output
valid
—
8
ns
S12
SAI_BCLK to SAI_FS output
invalid
-2
—
ns
Communication modules
S32K1xx Data Sheet, Rev. 13, 04/2020
72
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com