Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ROMSPG3.01 Datasheet(PDF) 13 Page - u-blox AG

Part # ROMSPG3.01
Description  u-blox M8 Concurrent GNSS Antenna Modules
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  U-BLOX [u-blox AG]
Direct Link  https://www.u-blox.com/
Logo U-BLOX - u-blox AG

ROMSPG3.01 Datasheet(HTML) 13 Page - u-blox AG

Back Button ROMSPG3.01 Datasheet HTML 9Page - u-blox AG ROMSPG3.01 Datasheet HTML 10Page - u-blox AG ROMSPG3.01 Datasheet HTML 11Page - u-blox AG ROMSPG3.01 Datasheet HTML 12Page - u-blox AG ROMSPG3.01 Datasheet HTML 13Page - u-blox AG ROMSPG3.01 Datasheet HTML 14Page - u-blox AG ROMSPG3.01 Datasheet HTML 15Page - u-blox AG ROMSPG3.01 Datasheet HTML 16Page - u-blox AG ROMSPG3.01 Datasheet HTML 17Page - u-blox AG Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 31 page
background image
CAM-M8 - Data Sheet
UBX-15031574 - R04
Page 13 of 31
Production Information
1.15 Protocols and interfaces
Protocol
Type
NMEA
Input/output, ASCII, 0183, version 4.0 (Configurable to V 2.1, V 2.3 or V4.1 )
UBX
Input/output, binary, u-blox proprietary
RTCM
Input, message 1, 2, 3, 9
Table 4: Available Protocols
All protocols are available on UART, DDC (I2C compliant) and SPI. For specification of the various
protocols, see the u-blox 8 / u-blox M8 Receiver Description Including Protocol Specification [2].
1.16 Interfaces
A number of interfaces are provided for data communication. The embedded firmware uses these
interfaces according to their respective protocol specifications.
1.16.1 UART
The CAM-M8 series modules support 1 UART interfaces, which can be used for communication to a
host. It supports configurable baud rates. For supported baud rates, see the u-blox 8 / u-blox M8
Receiver Description Including Protocol Specification [2].
☞ Designs must allow access to the UART and the SAFEBOOT_N function pin for future service,
updates and reconfiguration.
1.16.2 SPI
The SPI interface is designed to allow communication to a host CPU. The interface can be operated
in slave mode only. The maximum transfer rate using SPI is 125 kB/s and the maximum SPI clock
frequency is 5.5 MHz.
☞ SPI is not available in the default configuration, because its pins are shared with the UART and
DDC interfaces. The SPI interface can be enabled by connecting
D_SEL (pin 20) to ground (see
section 3.1).
1.16.3 Display Data Channel (DDC)
An I2C compliant DDC interface is available for communication with an external host CPU or u-blox
cellular modules. The interface can be operated in slave mode only. The DDC protocol and electrical
interface are fully compatible with the Fast-Mode of the I2C industry standard. Since the maximum
SCL clock frequency is 400 kHz, the maximum transfer rate is 400 kb/s.
☞ The maximum bit rate is 400 kb/s. The interface stretches the clock when slowed down while
serving interrupts, so real bit rates may be slightly lower.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com