Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MAS3507D Datasheet(PDF) 13 Page - Micronas

Part # MAS3507D
Description  MPEG 1/2 Layer 2/3 Audio Decoder
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICRONAS [Micronas]
Direct Link  http://www.micronas.com
Logo MICRONAS - Micronas

MAS3507D Datasheet(HTML) 13 Page - Micronas

Back Button MAS3507D Datasheet HTML 9Page - Micronas MAS3507D Datasheet HTML 10Page - Micronas MAS3507D Datasheet HTML 11Page - Micronas MAS3507D Datasheet HTML 12Page - Micronas MAS3507D Datasheet HTML 13Page - Micronas MAS3507D Datasheet HTML 14Page - Micronas MAS3507D Datasheet HTML 15Page - Micronas MAS3507D Datasheet HTML 16Page - Micronas MAS3507D Datasheet HTML 17Page - Micronas Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 60 page
background image
PRELIMINARY DATA SHEET
MAS 3507D
Micronas
13
2.7.3.3. DMA Handshake Protocol
The data transfer can be started after the EOD pin of
the MAS 3507D is set to “high”. After verifying this, the
controller signalizes the sending of data by activating
the PR line. The MAS 3507D responds by setting the
RTR line to the “low” level. The MAS 3507D reads the
data PI[19:12] tpd ns after rising edge of the PR. The
next data word write operation will again be initialized
by setting the PR line via the controller. Please refer to
Figure 2–5 and Table 2–6 for the exact timing
2.7.3.4. End of DMA Transfer
The above procedure will be repeated until the
MAS 3507D sets the EOD signal to “0”, which indi-
cates that the transfer of one data block has been exe-
cuted. Subsequently, the controller should set PR to
“0”, wait until EOD rises again, and then repeat the
procedure (see Section 2.7.3.3. ) to send the next
block of data. The DMA buffer is 15 bytes long.
The recommended PIO-DMA conditions and the char-
acteristics of the PIO timing are given in Table 2–6
2.7.4. Audio Output Interface (SDO)
The audio output interface of the MAS 3507D is a
standard I2S interface. It is possible to choose between
two standard interfaces (16 bit with delay or 32 bit with-
out delay and inverted SOI) via start-up configuration.
These setup modes meet the performance of the most
common DACs. It is also possible to select other inter-
face modes via I2C commands (see Section 2.7.4.3.).
2.7.4.1. Mode 1: 16 Bits/Sample
(I2S Compatible Data Format)
A schematic timing diagram of the SDO interface in
16 bit/sample mode is shown in Fig. 2–6.
.
Fig. 2–6: Schematic timing of the SDO interface in 16 bit/sample mode
Table 2–6: PIO DMA Timing
Symbol
PIO Pin
Min.
Max.
Unit
tst
PR, EOD
0.010
2000
µs
tr
PR, RTR
40
160
ns
tpd
PR,
PI[19:12]
120
480
ns
tset
PI[19:12]
160
no limit
ns
th
PI[19:12]
160
no limit
ns
trtrq
RTR
200
30000
ns
tpr
PR
120
no limit
ns
trpr
PR, RTR
40
no limit
ns
teod
PR, EOD
40
160
ns
teodq
EOD
0500
µs
SOC
SOD
Vh
Vl
SOI
left 16-bit audio sample
right 16-bit audio sample
15 14 13 12 11 10 98
76543210
13 12 11 10
9 8
7
6543210
15 14
Vh
Vl
Vh
Vl



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com