6

 2001 Semtech Corp.

www.semtech.com

POWER MANAGEMENT

SC1112

Pin Configuration

Ordering Information

Pin Descriptions

r

e

b

m

u

N

t

r

a

P

)

2

(

)

1

(

e

g

a

k

c

a

P

p

m

e

T

T

(

e

g

n

a

R

R

T

S

2

1

1

1

C

S

6

1

-

O

SC

°

5

2

1

o

t

°

0

R

T

S

A

2

1

1

1

C

S

R

T

S

T

2

1

1

1

C

S

6

1

-

P

O

S

S

TC

°

5

2

1

o

t

°

0

R

T

S

T

A

2

1

1

1

C

S

B

V

E

2

1

1

1

C

Sd

r

a

o

B

n

o

i

t

a

u

l

a

v

E

Note:

(1) Only available in tape and reel packaging. A reel contains

2500 devices.

(2) Part Number (SO-16): SC1112STR = 1.25V and

SC1112ASTR = 1.2V.

Part Number (TSSOP-16): SC1112TSTR = 1.25V and

SC1112ATSTR = 1.2V.

Top View

(16-Pin SOIC or TSSOP)

#

n

i

Pe

m

a

N

n

i

Pn

o

i

t

c

n

u

F

n

i

P

1Y

B

T

S

V

5

.

s

r

e

ll

o

r

t

n

o

c

T

E

F

d

n

a

r

o

t

a

ll

i

c

s

O

,

p

m

u

P

e

g

r

a

h

C

,

f

e

R

r

o

f

r

e

w

o

p

s

e

il

p

p

u

s

,

t

u

p

n

i

y

b

d

n

a

t

S

V

5

2D

G

R

W

P.

t

u

p

t

u

o

T

T

V

r

o

f

g

a

l

F

d

o

o

G

r

e

w

o

P

r

o

t

c

e

ll

o

c

n

e

p

O

3Y

A

L

E

D

T

T

V

f

o

g

a

l

F

d

o

o

G

r

e

w

o

P

e

h

t

r

o

f

y

a

l

e

d

e

h

t

m

a

r

g

o

r

p

ll

i

w

D

N

G

o

t

n

i

p

s

i

h

t

m

o

r

f

r

o

t

i

c

a

p

a

c

A

.

e

m

i

t

y

t

i

n

u

m

m

i

h

c

t

il

g

e

h

t

d

n

a

t

u

p

t

u

o

4L

E

S

T

T

V:

e

g

a

t

l

o

v

t

u

p

t

u

o

T

T

V

e

h

t

s

m

a

r

g

o

r

p

t

a

h

t

l

a

n

g

i

s

L

T

T

V

X

2

.

1

=

T

T

V

,

W

O

L

=

L

E

S

T

T

V

V

5

.

1

=

T

T

V

,

H

G

I

H

=

L

E

S

T

T

V

5L

E

S

P

G

A:

e

g

a

t

l

o

v

t

u

p

t

u

o

P

G

A

e

h

t

s

m

a

r

g

o

r

p

t

a

h

t

l

a

n

g

i

s

L

T

T

V

5

.

1

=

P

G

A

,

W

O

L

=

L

E

S

P

G

A

V

3

.

3

=

P

G

A

,

H

G

I

H

=

L

E

S

P

G

A

6E

T

A

G

J

D

A.

P

G

A

r

o

f

t

u

p

t

u

o

e

v

i

r

d

e

t

a

G

7N

E

S

J

D

A.

J

D

A

r

o

f

t

u

p

n

i

e

s

n

e

S

8-

P

A

C.

r

o

t

i

c

a

p

a

c

t

s

o

o

b

o

t

n

o

i

t

c

e

n

n

o

c

e

v

i

t

a

g

e

N

9+

P

A

C.

r

o

t

i

c

a

p

a

c

t

s

o

o

b

o

t

n

o

i

t

c

e

n

n

o

c

e

v

i

t

i

s

o

P

0

1C

F

.

D

N

G

o

t

n

i

p

s

i

h

t

m

o

r

f

d

e

t

c

e

n

n

o

c

e

b

d

l

u

o

h

s

p

m

u

p

e

g

r

a

h

c

l

a

n

r

e

t

n

i

e

h

t

r

o

f

r

o

t

i

c

a

p

a

c

r

e

t

l

i

F

1

1N

E

S

P

G

A.

P

G

A

r

o

f

t

u

p

n

i

e

s

n

e

S

2

1E

T

A

G

P

G

A.

P

G

A

r

o

f

t

u

p

t

u

o

e

v

i

r

d

e

t

a

G

3

1N

E

S

T

T

V.

T

T

V

r

o

f

t

u

p

n

i

e

s

n

e

S

4

1E

T

A

G

T

T

V.

T

T

V

r

o

f

t

u

p

t

u

o

e

v

i

r

d

e

t

a

G

5

1N

I

T

T

V.

n

i

V

3

.

3

e

h

t

o

t

d

e

t

c

e

n

n

o

c

e

n

il

e

s

n

e

s

t

i

u

c

r

i

c

t

r

o

h

S

6

1D

N

G.

d

n

u

o

r

G

NOTE: (1) All logic level inputs and outputs are open collector TTL compatible.

PWRGD

5VSTBY

DELAY

VTTSEL

AGPSEL

ADJGATE

ADJSEN

CAP+

GND

VTTIN

VTTGATE

AGPGATE

VTTSEN

AGPSEN

FC

CAP-

1

2

3

4

5

6

7

8

16

15

14

13

12

11

10

9