Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LTC6907 Datasheet(PDF) 22 Page - Analog Devices

Part # LTC6907
Description  Voltage-Controlled Pulse Width Modulator (PWM)
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC6907 Datasheet(HTML) 22 Page - Analog Devices

Back Button LTC6907 Datasheet HTML 18Page - Analog Devices LTC6907 Datasheet HTML 19Page - Analog Devices LTC6907 Datasheet HTML 20Page - Analog Devices LTC6907 Datasheet HTML 21Page - Analog Devices LTC6907 Datasheet HTML 22Page - Analog Devices LTC6907 Datasheet HTML 23Page - Analog Devices LTC6907 Datasheet HTML 24Page - Analog Devices LTC6907 Datasheet HTML 25Page - Analog Devices LTC6907 Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 34 page
background image
LTC6992-1/LTC6992-2/
LTC6992-3/LTC6992-4
22
Rev. D
For more information www.analog.com
APPLICATIONS INFORMATION
ISET Extremes (Master Oscillator Frequency Extremes)
When operating with ISET outside of the recommended
1.25μA to 20μA range, the master oscillator operates
outside of the 62.5kHz to 1MHz range in which it is most
accurate.
The oscillator will still function with reduced accuracy for
ISET < 1.25µA. At approximately 500nA, the oscillator out-
put will be frozen in its current state. The output could halt
in a high or low state. This avoids introducing short pulses
while frequency modulating a very low frequency output.
At the other extreme, it is not recommended to operate
the master oscillator beyond 2MHz because the accuracy
of the DIV pin ADC will suffer.
Pulse Width Modulation Bandwidth and Settling Time
The LTC6992 has a wide PWM bandwidth, making it
suitable for a variety of feedback applications. Figure 10
shows that the frequency response is flat for modulation
frequencies up to nearly 1/10 of the output frequency.
Beyond that point, some peaking may occur (depending
on NDIV and average duty cycle setting).
Duty cycle settling time depends on the master oscillator
frequency. Following a ±80mV step change in VMOD, the
duty cycle takes approximately eight master clock cycles
(8 • tMASTER) to settle to within 1% of the final value.
Examples are shown in Figure 11a and Figure 11b.
Figure 10. PWM Frequency Response
(a) 25% Duty Cycle
(b) 50% Duty Cycle
fMOD/fOUT (Hz/Hz)
0.001
10
5
–5
0
–10
–15
–20
0.01
6992 F10
1
0.1
÷1, 50%
÷1, 80%
÷16
÷4, 50%
÷4, 15%
VMOD
0.1V/DIV
OUT
2V/DIV
DUTY CYCLE
5% DIV
V+ = 3.3V
DIVCODE = 0
RSET = 200k
VMOD = 0.3V ±40mV
10µs/DIV
6992 F11a
VMOD
0.1V/DIV
OUT
2V/DIV
DUTY CYCLE
5% DIV
V+ = 3.3V
DIVCODE = 0
RSET = 200k
VMOD = 0.5V ±40mV
10µs/DIV
6992 F11b
Figure 11. PWM Settling Time



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com