| Electronic Components Datasheet Search |
|
TLV9302IDDFR Datasheet(PDF) 20 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TLV9302IDDFR Datasheet(HTML) 20 Page - Texas Instruments |
|
20 / 55 page ![]() 7.3.5 Capacitive Load and Stability The TLV930x features a resistive output stage capable of driving smaller capacitive loads, and by leveraging an isolation resistor, the device can easily be configured to drive large capacitive loads. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see Figure 7-6 and Figure 7-7. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier is stable in operation. Cap Load (pF) 0 40 80 120 160 200 240 280 320 360 5 10 15 20 25 30 35 40 45 50 55 C008 RISO = 0 :, Positive Overshoot RISO = 0 :, Negative Overshoot RISO = 50 :, Positive Overshoot RISO = 50 :, Negative Overshoot Figure 7-6. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step, G = 1) Cap Load (pF) 0 40 80 120 160 200 240 280 320 360 3 6 9 12 15 18 21 24 27 30 33 C007 RISO = 0 :, Positive Overshoot RISO = 0 :, Negative Overshoot RISO = 50 :, Positive Overshoot RISO = 50 :, Negative Overshoot Figure 7-7. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step, G = –1) For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small (10 Ω to 20 Ω) resistor, RISO, in series with the output, as shown in Figure 7-8. This resistor significantly reduces ringing and maintains DC performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio RISO / RL, and is generally negligible at low output levels. A high capacitive load drive makes the TLV930x well suited for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in Figure 7-8 uses an isolation resistor, RISO, to stabilize the output of an op amp. RISO modifies the open-loop gain of the system for increased phase margin. For additional information on techniques to optimize and design using this circuit, TI Precision Design TIDU032 details complete design goals, simulation, and test results. C load + ± V in V out +V s R iso -V s Figure 7-8. Extending Capacitive Load Drive With the TLV9301 TLV9301, TLV9302, TLV9304 SBOS941C – FEBRUARY 2019 – REVISED FEBRUARY 2021 www.ti.com 20 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: TLV9301 TLV9302 TLV9304 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |