MCP4716 datasheet(62/70 Pages) MICROCHIP

62 / 70 page

MCP47A1

DS25154A-page 62

 2012 Microchip Technology Inc.

APPENDIX B: TERMINOLOGY

B.1

Resolution

The resolution is the number of DAC output states that

divide the full-scale range. For the 6-bit DAC, the

resolution is 26, meaning the DAC code ranges from 0

to 64.

B.2

Least Significant Bit (LSb)

Normally, this is thought of as the ideal voltage

difference between two successive codes. This bit has

the smallest value or weight of all bits in the register.

For a given output voltage range, which is typically the

voltage between the Full-Scale voltage and the Zero-

Scale voltage (VOUT(FS) - VOUT(ZS)), it is divided by the

resolution of the device (Equation B-1).

EQUATION B-1:

LSb VOLTAGE

CALCULATION

B.3

Monotonic Operation

Monotonic operation means that the device’s output

voltage (VOUT) increases with every one code step

(LSb) change (from terminal B to terminal A). The VOUT

voltage (VW voltage) is the sum of all the Step voltages

plus the voltage at Zero-Scale (VZS). The Zero-Scale

voltage is dependent on the resistance between the tap

0 point and the B Terminal.

FIGURE B-1:

VW (VOUT).

B.4

Full-Scale Error (FSE)

The Full-Scale Error (FSE) is the difference between

the ideal and measured DAC output voltage with the

Wiper’s position set to its maximum (Wiper code =

40h); see Figure B-3. Full-scale error may also be

thought of as the sum of the offset error plus gain error.

See

Figure 2-9

through

Figure 2-12

for

FSE

characterization graphs.

EQUATION B-2:

FULL SCALE ERROR

B.5

Zero-Scale Error (ZSE)

The Zero-Scale Error (ZSE) is the difference between

the ideal and measured VOUT voltage with the Wiper

position set to its minimum (Wiper code = 00h); see

Figure B-3. The Zero-Scale Error is the same as the

Offset Error for this case (Wiper code = 00h).

Equation B-3 shows how to calculate the zero scale

error.

See

Figure 2-13

through

Figure 2-16

for

ZSE

characterization graphs.

EQUATION B-3:

ZERO SCALE ERROR

VLSb =

VOUT(FS) - VOUT(ZS)

2N = 64 (MCP47A1)

0x40

0x3F

0x3E

0x03

0x02

0x01

0x00

Voltage (VW ~= VOUT)

(@ tap)

VS0

VS1

VS3

VS63

VS64

VW =

VSn + VZS(@ Tap 0)

n = 0

n = ?

FSE =

VIDEAL(@FS) - VOUT(@FS)

VLSb

Where:

FSE is expressed in LSb

VOUT(@FS) is the VOUT voltage when the DAC

VIDEAL(@FS) is the ideal output voltage when the

DAC register code is at Full-scale.

VLSb is the delta voltage of one DAC register code

step (such as code 20h to code 21h).

ZSE =

VOUT(@ZS)

VLSb

Where:

FSE is expressed in LSb

VOUT(@ZS) is the VOUT voltage when the DAC

VLSb is the delta voltage of one DAC register code

step (such as code 20h to code 21h).

MCP4716 Datasheet(PDF) 62 Page - Microchip Technology

MCP4716 Datasheet(HTML) 62 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Datasheet Download

Link URL