PIMXRT516SCVM2A datasheet(95/124 Pages) NXP

95 / 124 page

Electrical characteristics

i.MX RT1160 Crossover Processors Data Sheet for Industrial Products, Rev. 0, 04/2021

NXP Semiconductors

Figure 49. RGMII transmit signal timing diagram

Figure 50. RGMII receive signal timing diagram

TskewR

Data to clock input skew at receiver

2.6

Duty_G4

Duty cycle for Gigabit

Duty_T4

Duty cycle for 10/100T

Tr/Tf

Rise/fall time (20–80%)

—

0.98

1 The timings assume the following configuration:

DDR_SEL = (11)b

DSE (drive-strength) = (111)b

2 For 10 Mbps and 100 Mbps, T

cyc will scale to 400 ns ±40 ns and 40 ns ±4 ns respectively.

3 For all versions of RGMII prior to 2.0; this implies that PC board design will require clocks to be routed such that an additional

trace delay of greater than 1.5 ns and less than 2.0 ns will be added to the associated clock signal. For 10/100, the Max value

is unspecified.

4 Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domain as long

as minimum duty cycle is not violated and stretching occurs for no more than three Tcyc of the lowest speed transitioned

between.

Table 94. RGMII signal switching specifications1 (continued)

Symbol

Description

Min.

Max.

Unit

PIMXRT516SCVM2A Datasheet(PDF) 95 Page - NXP Semiconductors