| Electronic Components Datasheet Search |
|
PE3501 Datasheet(PDF) 2 Page - Peregrine Semiconductor Corp. |
|
|
|||||||||||||||||||||||||||||
PE3501 Datasheet(HTML) 2 Page - Peregrine Semiconductor Corp. |
|
2 / 8 page ![]() Product Specification PE3501 Page 2 of 8 ©2005 Peregrine Semiconductor Corp. All rights reserved. Document No. 70-0111-03 │ UltraCMOS™ RFIC Solutions Table 2. Pin Descriptions Table 3. Absolute Maximum Ratings Electrostatic Discharge (ESD) Precautions When handling this UltraCMOS™ device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in Table 3. Latch-Up Avoidance Unlike conventional CMOS devices, UltraCMOS™ devices are immune to latch-up. Figure 3. Pin Configuration (Top View) Device Functional Considerations The PE3501 divides a 400 MHz to 3500 MHz input signal by two, producing a 200 MHz to 1750 MHz output signal. To work properly, pin 3 must be supplied with a bypass capacitor to ground. In addition, the input and output signals (pins 2 & 7) must be AC coupled via an external capacitor, as shown in the test circuit in Figure 4. The ground pattern on the board should be made as wide as possible to minimize ground impedance. See Figure 11 for a layout example. Absolute Maximum Ratings are those values listed in the above table. Exceeding these values may cause permanent device damage. Exposure to absolute maximum ratings for extended periods may affect device reliability. 3501 1 2 3 4 8 7 6 5 FIN GND DEC GND FOUT VDD NC GND Pin No. Pin Name Description 1 VDD Power supply pin. Bypassing is required. 2 Fin Input signal pin. DC blocking capacitor required (15 pF typical) 3 DEC Power supply decoupling pin. Place a ca- pacitor as close as possible and connect directly to the ground plane. 4 GND Ground pin. Ground pattern on the board should be as wide as possible to reduce ground impedance. 5 GND Ground pin. 6 NC No Connection. This pin should be left open. 7 Fout Divided frequency output pin. DC blocking capacitor required (47 pF typical) 8 GND Ground pin. Symbol Parameter/Conditions Min Max Units VDD Supply voltage 4.0 V Pin Input Power 15 dBm TST Storage temperature range -65 150 °C TOP Operating temperature range -40 85 °C VESD ESD voltage (Human Body Model) 250 V |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |