SCIMX6DP7AYM2AB datasheet(82/168 Pages) NXP

82 / 168 page

i.MX 6DualPlus/6QuadPlus Applications Processors Consumer Products, Rev. 3, 11/2018

NXP Semiconductors

Electrical Characteristics

4.12.4.3 SDR50/SDR104 AC Timing

Figure 41 depicts the timing of SDR50/SDR104, and Table 52 lists the SDR50/SDR104 timing

characteristics.

Figure 41.

SDR50/SDR104 Timing

Table 52. SDR50/SDR104 Interface Timing Specification

Parameter

Symbols

Min

Max

Unit

Card Input Clock

SD1

Clock Frequency Period

tCLK

4.8

—

SD2

Clock Low Time

tCL

0.46

× tCLK

0.54

× tCLK

SD3

Clock High Time

tCH

0.46

× tCLK

0.54

× tCLK

uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR50 (Reference to SDx_CLK)

SD4

uSDHC Output Delay

tOD

–3

uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR104 (Reference to SDx_CLK)

SD5

uSDHC Output Delay

tOD

–1.6

0.74

uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR50 (Reference to SDx_CLK)

SD6

uSDHC Input Setup Time

tISU

2.5

—

SD7

uSDHC Input Hold Time

tIH

1.5

—

uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in SDR104 (Reference to SDx_CLK)1

1Data window in SDR100 mode is variable.

SD8

Card Output Data Window

tODW

0.5

× tCLK

—ns

Output from uSDHC to card

Input from card to uSDHC

SCK

SD4

SD3

SD5

SD3

SD8

SD7

SD6

SD1

SD2

SCIMX6DP7AYM2AB Datasheet(PDF) 82 Page - NXP Semiconductors

SCIMX6DP7AYM2AB Datasheet(HTML) 82 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL