Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

STMIPID02 Datasheet(PDF) 10 Page - STMicroelectronics

Part # STMIPID02
Description  Dual mode MIPI CSI-2 / SMIA CCP2 de-serializer
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STMIPID02 Datasheet(HTML) 10 Page - STMicroelectronics

Back Button STMIPID02 Datasheet HTML 6Page - STMicroelectronics STMIPID02 Datasheet HTML 7Page - STMicroelectronics STMIPID02 Datasheet HTML 8Page - STMicroelectronics STMIPID02 Datasheet HTML 9Page - STMicroelectronics STMIPID02 Datasheet HTML 10Page - STMicroelectronics STMIPID02 Datasheet HTML 11Page - STMicroelectronics STMIPID02 Datasheet HTML 12Page - STMicroelectronics STMIPID02 Datasheet HTML 13Page - STMicroelectronics STMIPID02 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 50 page
background image
7
Ball assignment and description
Figure 7. Ball assignment: bottom view (49 balls)
1
2
3
4
5
6
7
G
F
E
D
C
B
A
DATA1P2
VDDIN_LDO
CLKP1
DATA1N2
DATA2P1
DATA1P1
DATA1N1
TDO
D10
LDO_TST
D0
D5
D9
D7
D2
D1
TCK
GNDE_LDO
DATA2N1
CLKP2
CLKN2
CLKN1
VDDOUT_LDO
VDDE_1V8
GNDE
TDI
TMS
XSDN
HSYNC
VDD_1V2
POR_SGN
VDDE_1V8
ERROR
INT
PCLK
GND_1V2
D11
GNDE
VSYNC
SCL
SDA
D4
D8
D6
D3
GNDE
POR_TST
EXTCLK
GND_PHY
Note:
The CSI-2 clock lanes must be in the middle of the two data lanes.
Note:
The PCLK, HSYNC, VSYNC must be routed in the middle of the output data bus for skew management reasons.
Table 3. Ball description
Ball name
Type
Description
Power supplies
VDDE_1V8
Power
1V8 digital IO supply
VDDIN_LDO
Power
1V8 voltage regulator supply
VDD_1V2
Power
1V2 MIPI D-PHY and digital core supply
GNDE
Ground
Digital IO ground
GNDE_LDO
Ground
Voltage regulator ground
GND_PHY
Ground
D-PHY ground
GND_1V2
Ground
Digital core ground
System interface
EXTCLK
Input
System clock input (for I2C slave), 6.0
MHz - 27.0 MHz
ERROR
Output
Error interrupt, indicates that an error
(either D-PHY or protocol) has occurred
INT
Output
MIPI CSI-2 short packet received
interrupt, indicates that a short packet
has been received
STMIPID02
Ball assignment and description
DS12803 - Rev 1
page 10/50



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com